

Securing the Shakti Processors

Arjun Menon


SHAKTI Group | CSE Dept | RISE Lab | IIT Madras

October 11th-12th, 2019

1st Workshop on Microarchitectural Security




Microprocessor Attack Surface






Security Research at IIT Madras





Security Research at IIT Madras





Spatial

char dest[10], source[20]; strcpy(dest,source);

- Accessing data beyond the valid range of addresses
- Two types:
 - Write overflow
 - Read overflow

Temporal

int *ptr= malloc(20);

... free(ptr)

... int b=*ptr;

- Accessing stale data

 Use-after-free
- Freeing an already freed memory

Double-free




What does **RISC-V** have?

- Physical Memory Protection (PMP)
 - Upto 16 physical memory regions which can be specified at a granularity of 4 bytes
 - Every access is checked if it is within one of the these regions
 - Attributes:
 - Read
 - Write
 - Execute
 - Granularity
 - Locked



Real Time Operating System (RTOS)



- Collection of tasks
- Scheduler that schedules these tasks
- No virtualisation
 - Each task has access to complete physical memory

Image src: https://content.riscv.org/wp-content/uploads/2018/12/Using-the-RISC-V-PMP-with-an-Embedded-RTOS-to-Achieve-Process-Separation-and-Isolation-Labrosse.pdf



How is PMP useful?






Image src: ttps://content.riscv.org/wp-content/uploads/2018/12/Using-the-RISC-V-PMP-with-an-Embedded-RTOS-to-Achieve-Process-Separation-and-Isolation-Labrosse.pdf

How is PMP useful?




Image src: https://content.riscv.org/wp-content/uploads/2018/12/Using-the-RISC-V-PMP-with-an-Embedded-RTOS-to-Achieve-Process-Separation-and-Isolation-Labrosse.pdf



Shakti-T: A RISC-V Processor with Light Weight Security Extensions

Arjun Menon, Subadra Murugan, Chester Rebeiro, Neel Gala and Kamakoti Veezhinathan @HASP'17



The Idea


- Tagged architecture with fat-pointers to prevent spatial and temporal buffer overflows
- 1-bit tag that indicates if a processor word is pointer or data
- Fat-pointer structure:

	63 48	47 0
Tag	Pointer_id	Pointer_value



The Solution

- 1. Have a common memory region called Pointer Limits Memory (PLM) to store the values of base and bounds
 - Declare a new CSR register which points to the base address of PLM
 - Base and bounds are associated with a pointer by the value of the offset (*pointer_id*)
- 2. Add a 1-bit tag to every memory word
 - 0: Data/Instruction
 - 1: Pointer






The Solution


- 3. Maintain a separate table alongside the register file that stores the values of base and bounds (and also, the *pointer_id*)
 - One-level indexing is used to associate a GPR holding a pointer with its corresponding values of base and bounds



The Solution









Tag Computation Unit

- Compute the tag of the result based on the operand tags and the operation
- Examples:

Operation	Operand 1	Operand 2	Result
Add immediate	Pointer	Immediate value	Pointer
Add	Pointer	Data	Pointer
Mul	Pointer	Х	Exception
Subtract	Pointer	Pointer	Data

• Future implementations with multiple tag bits that help enforce stronger security properties



Comparison with Existing Work

	Safety checking	Instrumentation methodology	Metadata size for <i>n</i> aliased pointers	Memory fragmentation	Performance overhead (delay)
Intel MPX [1]	Spatial	Compiler	128 x <i>n</i>	No	N/A
HardBound [2]	Spatial	Hardware	128 x <i>n</i>	No	HW: N/A SW: 10%
Low-fat Pointer [3]	Spatial	Hardware	0	Yes	HW: 5%
Watchdog [4]	Spatial & Temporal	Compiler + Hardware	(256 x <i>n</i>) + 64	No	HW: N/A SW: 25%
WatchdogLite [5]	Spatial & Temporal	Compiler	(256 x <i>n</i>) + 64	No	SW: 29%
Shakti-T [6]	Spatial & Temporal	Hardware	(64 x <i>n</i>) + 128	No	HW: 1.5%



Shakti-MS: A RISC-V Processor for Memory Safety in C

Sourav Das, R. Harikrishnan Unnithan, Arjun Menon, Chester Rebeiro and Kamakoti Veezhinathan @LCTES'19




Contributions

- 1. Low overhead fat pointers ensuring spatial and temporal safety for embedded systems
- 2. LLVM based open source compiler framework
- 3. Hardware extensions on open-sourced Shakti ecosystem

An end to end open-sourced hardware-software solution for memory safety in C

Compiler framework: <u>https://github.com/illustris/riscv-llvm-toolchain</u> Custom hardware: <u>https://bitbucket.org/arjunmenon/sec-c</u> Docker image is available at *illustris/shakti-ms-artefacts* in dockerhub.







Fat-pointer

trap;


Spatial Safety

if((*pointer < base*) OR (pointer + access_size) >= bound) {

Temporal Safety


if((**base** == NULL) OR (*id_hash*!= hash (Memory[*base*-8])) {







Preventing Temporal Attacks on Heap






Methodology

Clang	LLVM Passes	LLVM Linker	efl2hex	
C-program	Generated IR	Modified IR	Executable	Hardware
char buf[10] = "" ; buf[10] = 'A' ;	%2 = alloca [10 x i8], align 1 %3 = getelementptr inbounds [10 x i8], [10 x i8]* %2, i64 0, i64 5 store i8 65, i8* %3, align 1	%2 = alloca [10 x i8], align 1 %fpr = call i128 @ craft(i32 %pti, i32 %stack_cookie_32, i32 %absolute_bnd, i32 %stack_hash)	addi sp,sp,-80 sd ra,72(sp) addiw a1,a1,10 lui a2,0x1002 addi a2,a2,1360 # 1002550	fb010113 04113423 00a5859b 01002637 55060613
	Store 16 05, 16 %5, alight 1	 call void @Ilvm.RISCV. validate (i64 %fpr_hi, i64 %fpr_low) store i8 65, i8* %ptrs, align 1	<craft> srli a0,a0,0x20 add a0,a1,a0 val a0,a2 sd a0,-40(s0)</craft>	 02055513 00a58533 0006052b fca43c23



Results






SHAKTI

Results

Code size overheads of different programs





Do you want to use an unsafe language for your critical applications?



OCaml




Features of OCaml

- Powerful type system
 - Parametric polymorphism
 - Static type inference
- User-defined algebraic data types and pattern-matching
 - Combination of records and sums
- Foreign function interface
 - To interoperate with C code when necessary
- Fast native backend suitable for embedded systems
- Automatic memory management
 - Incremental garbage collection
- Aptness to symbolic computation
 - Missing branches are detected and reported
- Performance is ~1.2X to ~1.5X slower than C




Mirage OS

- It takes only parts of OS and links it to the final executable
 - Lesser attack surface
 - Networking libraries
- Docker for MAC and Windows uses mirage libraries internally
- Ported majority of Mirage OS to RISC-V and is open sourced
 - <u>https://github.com/mirage-shakti-iitm/</u>





Threat Surface






Shakti Trusted Execution Environment





Threat Surface with Compartments





Compartmentalization






Compilation View

Execution View




Compartmentalization





Compartmentalization






New instruction


- New instruction for assigning and checking capability
- Assembly: **checkcap** imm12
 - Checks if the current compartment_id == imm12, and if not equal raises an exception
 - Uses the custom opcode space in RISC-V
- Inserted at the beginning of every function



Compartmentalization




Compilation View



Execution View








Cache Timing Side Channel Attacks


- Last Level Caches(LLCs) have been target for most of these attacks which is shared across all the cores.
- A Attacker Programs(AP) learns details about Victim Program(VP) through it's interference in LLCs
- The Interference in LLCs causes timing difference in accessing attacker program's cache data.
- Broadly the interference can be categorised as two types:
 - AP accesses VP's cached data lesser access time
 - AP accesses VP evicted data higher access time
- Solutions:
 - Interference can be blocked: Partitioning the cache
 - Interference can be minimized: Randomizing the cache mappings.






Solution

- Addresses to LLCs are encrypted
- Advantageous to use low-latency block ciphers like PRINCE and Feistel
- Keep changing the encryption key periodically
 - Borrow ideas like gradual remapping (CEASER @MICRO'18)










PARAM: Power-Attack Resistant Microprocessor

Muhammad Arsath, Vinod Ganesan, Rahul Bodduna and Chester Rebeiro




Steps Involved

- 1. Simulate RTL of the processor
- 2. Identify modules that leak the most
- 3. Apply appropriate countermeasures



Leakage Analysis on Shakti C-Class



For an implementation of AES in software


Severe		Module	Leak Count	SVF	#Leaking Signals
		Data Cache	165	0.99	
Medium	Memory Hierarchy	Hit Buffer	35	0.35	85
		Line Buffer	2	1.0	
	Registers	Register File	3	1.0	24
		PRF	25	1.0	
		CSR	13	0.64	
	Functional Units	ALU	38	0.99	21
		FPU	3	1.0	
		Mul-Div Unit	2	1.0	
Mild	Interstage Buffers	IF-ID	0	0	5
		ID-EXE	11	1.0	
		EXE-MEM	6	1.0	
		MEM-WB	4	1.0	
	Instruction Fetch	BPU	2	0.95	1
	Instruction	Instruction Cache	Instruction Cache 0	0.0	0
	Memory	Line Buffer	0	0.0	
No Leakage	TLB	Instruction TLB	0	0.0	0
		Data TLB	0	0.10	



Leakage Analysis on Shakti C-Class


Expected Design:

• Operands are sent only to relevant execution units




Actual Design:

• Operands are sent to all execution units





Leakage Mitigation




Severe

Lightweight encryption on all registers and cache 4-round Feistel structure Cache tag and set indices are remapped using a key Architectural changes to prevent flow of unused data to execution units Area overhead of 43%

- Frequency reduction of 33%
 - Can be reduced to < 5%0



Security Analysis



The path ahead

- Integrate Countermeasures
- Formal Verification
 - Hardware
 - COQ/Kami
 - Software
 - Use COQ or F* for specifying highly sensitive code
 - Use existing libraries from HACL*
- SoC Security
- Single Address Space OS
- Al based vulnerability assessment



48

THANK YOU



REFERENCES

[1] Intel Corporation, "Intel MPX Explained." <u>https://intel-mpx.github.io/design/</u>

[2] Devietti, Joe, et al. "Hardbound: architectural support for spatial safety of the C programming language." *ACM SIGARCH Computer Architecture News*. Vol. 36. No. 1. ACM, 2008.

[3] Kwon, Albert, et al. "Low-fat pointers: compact encoding and efficient gate-level implementation of fat pointers for spatial safety and capability-based security." *Proceedings of the 2013 ACM SIGSAC conference on Computer & Communications Security (CCS)*. ACM, 2013.

[4] Nagarakatte, Santosh, et al. "Watchdog: Hardware for safe and secure manual memory management and full memory safety.", *Proceedings of the 2012 International Symposium on Computer Architecture (ISCA). ACM, 2012.*

[5] Nagarakatte, Santosh, et al. "WatchdogLite: Hardware-accelerated compiler-based pointer checking." *Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization (CGO)*. ACM, 2014.

[6] Menon, Arjun, et al. "Shakti-T: A RISC-V processor with light weight security extensions." In *Proceedings of the Hardware and Architectural Support for Security and Privacy (HASP)*, p. 2. ACM, 2017.

