SWADESHI MICROPROCESSOR CHALLENGE-2020 SHAKTI SoC DEVICE REGISTER MANUAL

DEVELOPED BY : SHAKTI DEVELOPMENT TEAM @ IITM SHAKTI.ORG.IN

0.1 Proprietary Notice

Copyright © 2020, **SHAKTI@IIT Madras**.All rights reserved. Information in this document is provided "as is," with every effort ensuring that the documentation is as accurate as possible.

SHAKTI@IIT Madras expressly disclaims all warranties, representations, and conditions of any kind, whether express or implied, including, but not limited to, the implied warranties or conditions of merchantability, fitness for a particular purpose and non-infringement.

SHAKTI@IIT Madras does not assume any liability rising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation indirect, incidental, special, exemplary, or consequential damages.

SHAKTI@IIT Madras reserves the right to make changes without further notice to any products herein.

The project was funded by Ministry of Electronics and Information Technology (MeitY), Government of India

0.2 Release Information

Version	Date	Updates
1.0	02/10/2020	Initial version
1.1	12/11/2020	corrections
1.2	27/01/2021	Addition of CLINT

Table of Contents

0.1 Proprietary Notice	2
0.2 Release Information	3
PULSE WIDTH MODULATORS	5
PWM Registers	5
PWM CONTROL Register	5
PWM CLOCK CONTROL Register	6
SPI	7
SPI Registers	7
SPI Control Register 1	7
SPI Control Register 2	10
SPI Status Register	11
SPI Data Register 1	12
SPI Data Register 2	13
SPI Data Register 3	13
SPI Data Register 4	13
SPI Data Register 5	13
12C	14
I2C Registers	14
Status Register	14
Control Register	15
UART	17
UART Registers	17
Baud Register	17
Status Register	18
Control Register	18
Interrupt Enable Register	19
GENERAL PURPOSE INPUT / OUTPUT (GPIO)	20
GPIO Registers	20
INTERRUPT IDs	21
CLINT	22

PULSE WIDTH MODULATORS

Pulse Width Modulators (PWM) are used to generate pulses with variable duty cycle. The duty cycle and the period of the pulse can be varied through DUTY and PERIOD registers respectively.

PWM Registers

Register name	Offset address	Accessible Size	Description
PERIOD_REGISTER	'h00	16 bits	PWM Period Register (Read and Write)
DUTY_REGISTER	ʻh04	16 bits	PWM Duty Register (Read and Write)
CONTROL_REGISTER	ʻh08	8 bits	PWM Control Register (Read and Write)
CLOCK_REGISTER	ʻh0C	16 bits	PWM Clock Register (Read and Write)

PWM CONTROL Register

PWM can be configured and controlled with this register.

7	6	5	4	3	2	1	0
RESET_C	Reserv	INTERRUPT	PWM_OUTPUT	CONTINUOU	PWM_	PWM_ENAB	CLOCK_SE
OUNTER	ed		ENABLE	S_ONCE	START	LE	LECT

Signal name	Bit position	Comments
RESET_COUNTER	7	PWM Reset
Reserved	6	Reserved
INTERRUPT	5	0: Interrupt not Occured. 1: Interrupt occurred.
PWM_OUTPUT_ENABLE	4	0: Disable PWM output 1: Enable PWM output
CONTINUOUS_ONCE	3	0: In timer mode, continuous mode is Off. 1: In timer mode, continuous mode is ON.
PWMSTART	2	1:Start PWM Operation
PWM ENABLE	1	0: Timer mode enable 1: PWM enable
CLOCK_SELECT	0	0: Internal clock source selected 1:External clock source selected

PWM CLOCK_REGISTER

PWM CLOCK_REGISTER divides the system clock by the (Prescaler value + 1).					
15 1	0				
PWM PRESCALER	Reserved				

Bits 15:1 - PWM PRESCALER : Prescale value to get required clock speed. PWM clock frequency = Internal clock frequency / (Prescale + 1).

PWM PERIOD_REGISTER

PWM PERIOD_REGISTER further divides the system clock by the (Prescaler value + 1). 15 0

PWM Period

Bits 15:1 - PWM PERIOD : Period value to get required PWM period..

Required PWM Period = PWM clock frequency / (Period + 1).

PWM DUTY_REGISTER

PWM DUTY_REGISTER decides the ON time of PWM clock based on the duty value..

15

PWM Duty

0

Bits 15:1 - PWM DUTY: ON Time of the PWM Period..

ON (HIGH) of PWM DUTY = PWM Period / (Duty + 1).

SPI

SPI is a synchronous serial I/O port that allows a serial bit stream of programmed length to be shifted into and out of the device at programmable bit transfer rate.

SPI Registers

Register name	Offset address	Accessible Size	Description
SPI_CR1	'h00	32 bits	SPI Control Register 1 (Read and Write)
SPI_CR2	'h04	32 bits	SPI Control Register 2 (Read and Write)
SPI_SR	'h08	32 bits	SPI Status Register (Read Only)
SPI_DR1	'h0C	32 bits	SPI Data Register 1 (Read and Write)
SPI_DR2	'h10	32 bits	SPI Data Register 2 (Read and Write)
SPI_DR3	ʻh14	32 bits	SPI Data Register 3 (Read and Write)
SPI_DR4	ʻh18	32 bits	SPI Data Register 4 (Read and Write)
SPI_DR5	ʻh1C	32 bits	SPI Data Register 5 (Read and Write)
SPI_CRCPR	ʻh20	32 bits	Reserved
SPI_RXCRCR	ʻh24	32 bits	Reserved
SPI_TXCRCR	ʻh28	32 bits	Reserved

SPI_CR1 Register

SPI_CR1 and SPI_CR2 configures and controls the SPI for operation.

31 2	4 23 1	6 15	14	4 13	3 1	2 11	10
TOTAL_BIT S_RX	TOTAL_BI TS_TX	BIDIMODE	BIDIOE	CRCEN	CCRC NEX	T CRCL	RXONLY
(9 8	7	6	5 3	2	1	0
SSM	SSI	LSBFIRST	SPE	BR	MSTR	CPOL	СРНА

Signal Name	Bit Position	Comments
SPI_TOTAL_BITS _RX	31:24	Expected Total Number of bits to be received.
SPI_TOTAL_BITS _TX	23:16	Total Number of bits to be transmitted.
SPI_BIDIMODE	15	Bidirectional data mode enable. This bit enables half-duplex communication using a common single bidirectional data line. 0: 2-line unidirectional data mode selected 1: 1-line unidirectional data mode selected
SPI_BIDIOE	14	Output enable in bidirectional mode This bit combined with the BIDI-MODE bit selects the direction of transfer in bi-direction mode. 0: receive-only mode (Output Disabled) 1: transmit-only mode (Output Enabled)
SPI_CRCEN	13	:Hardware CRC calculation Enable. 0: CRC calculation disable 1: CRC calculation enable
SPI_CCRCNEXT	12	Transmit CRC Next. 0: Next Transmit value is from Tx buffer 1: Next Transmit value is from Rx buffer
SPI_CRCL	11	CRC Length bit is set and cleared by software to select CRC Length
SPI_RXONLY	10	Receive only mode enabled. This bit enables simplex communication using a single unidirectional line to receive data exclusively. Keep BIDIMODE bit clear when receiving the only mode is active.

SPI_SSM	9	Software Slave Management. When the SSM bit is set, the NSS pin input is replaced with the value from the SSI bit. 0: Software slave management disabled 1: Software slave management enabled
SPI_SSI	8	Internal Slave Select. This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the NSS pin and the I/O value of the NSS pin is ignored
SPI_LSBFIRST	7	Frame Format 0: data is transmitted/received with the MSB first 1: data is transmitted/received with the LSB first Note:This bit should not be changed when communication is ongoing
SPI_SPE	6	SPI Enable 0: SPI is disabled 1: SPI is enabled
SPI_BR[2:0]	5:3	Baud Rate Control 000: fCLK/2 001: fCLK/4 010: fCLK/8 011: fCLK/16 100: fCLK/32 101: fCLK/64 110: fCLK/128 111: fCLK/256 Note:This bit should not be changed when communication is ongoing
SPI_MSTR	2	Master Selection 0: Slave Configuration 1: Master Configuration Note This bit should not be changed when communication is ongoing
SPI_CPOL	1	Clock Polarity 0: CLK is 0 when idle 1:CLK is 1 when idle
SPI_CPHA	0	Clock Phase 0: The first clock transition is the first data capture edge 1: The second clock transition is the first data capture edge

					—	-					
31	17		16		15		14	13	12		8
Reserved		SPI_F STAR	RX_IMM_ RT	SPI_R ART	X_ST	Reserved		Reserved	SPI_FRXT H	Reserved	
7		6		5		4	3	2	1		0
SPI_TXEIE	SPI_RXI E	NEI	SPI_ERRII	E Res	erved	Reserve	d	SPI_SSOE	Reserved	Reserved	

SPI_CR2 Register

Signal Name	Bit Position	Comments
Reserved	31:17	Reserved
SPI_RX_IMM_STA RT	16	Set this to receive data immediately after transmission finished. This should be set before configuring the control register 1. 0: Immediate Receive data disabled 1: Immediate Receive data enabled
SPI_RX_START	15	Set this to start receive data only. This is similar to RX_ONLY in control register 1. 0: Receive only disabled 1: Receive only enabled
Reserved	14	Reserved
Reserved	13	Reserved
SPI_FRXTH	12	FIFO reception threshold is used to set the threshold of the RXFIFO that triggers an RXNE event. 0: RXNE event is generated if the FIFO level is greater than or equal to 1/2 (16-bit) 1: RXNE event is generated if the FIFO level is greater than or equal to 1/4 (8-bit)
Reserved	11:8	Reserved
SPI_TXEIE	7	Interrupt enable for TXE event. 0: TXE interrupt masked 1: TXE interrupt is not interrupt masked
SPI_RXNEIE	6	Interrupt enable for RXNE event 0: RXNE interrupt masked 1: RXNE interrupt is not interrupt masked

SPI_ERRIE	SPI_ERRIE 5 Error interrupt enable bit controls the when an error condition occurs. 0: Error interrupt masked 1: Error interrupt not masked					
		1: Error interrupt not masked.				
Reserved	4	Reserved				
Reserved	3	Reserved				
SPI_SSOE	2	SS output enable 0: SS output is disabled in master mode and the SPI interface can work in a multi-master configuration 1: SS output is enabled in master mode and when the SPI interface is enabled. The SPI interface cannot work in a multi-master environment.				
Reserved	1	Reserved				
Reserved	0	Reserved				

SPI_SR Register

SPI_SR register provides the various status of the SPI transmit and receive operations. Address offset: 0x08

31 ²	3 11	9	8	7	6	5	4	2	: 1	0
Reserved	SPI_F TLVL	SPI_FR LVL	SPI_ FRE	SPI_B SY	SPI_ OVR	SPI_M ODF	SPI_CRC ERR	Reserved	SPI_T XE	SPI_R XNE

Signal Name	Bit Position	Comments
Reserved	31:13	Reserved
SPI_FTLVL	12:11	FIFO Transmission Level. These bits are set and cleared by hardware. 00: FIFO empty 01: 1/4 FIFO 10: 1/2 FIFO 11: FIFO full

SPI_FRLVL	10:9	FIFO reception level.These bits are set and cleared by hardware. 00: FIFO empty 01: 1/4 FIFO 10: 1/2 FIFO 11: FIFO full
SPI_FRE	8	Frame format error. This flag is used for SPI in the TI slave mode. This flag is set by hardware and reset when SPIx SR is read by software. 0: No frame format error 1: A frame format error occurred
SPI_BSY	7	The BSY flag is set and cleared by hardware (writing to this flag has no effect). When BSY is set, it indicates that a data transfer is in progress on the SPI (the SPI bus is busy). 0: SPI not busy 1: SPI is busy in communication or Tx buffer is not empty
SPI_OVR	6	Overrun condition
SPI_MODF	5	Mode fault occurs when the master device has its internal NSS signal (NSS pin in NSS hardware mode, or SSI in NSS software mode) pulled low. 0: No mode fault occurred 1: Mode fault occurred
SPI_CRCERR	4	CRC error flag 0: CRC value received matches the SPI_RXCRCR value 1: CRC value received does not match the SPI_RXCRCR value
Reserved	3	Reserved
Reserved	2	Reserved
SPI_TXE	1	This flag is set when transmission TXFIFO has sent all the data
SPI_RXNE	0	The RXNE flag is set when RX buffer finishes transferring data to register

SPI_DR1 Register

SPI_DR Register (DR1 - DR5) holds the data value that can be transmitted and received SPI_DR. When transmitting data, the data needs to be filled from SPI_DR1 to SPI_DR5. The 31

- 24 should have first byte, Bits 23 - 16 should have second byte and so on. Once the required data bytes are filled. Finally SPI_DR5 should be written with some (dummy) value.

31		0
	SPI_DR1 Register	

SPI_DR2 Register

31		0
	SPI_DR Register 2	

SPI_DR3 Register

31		0
	SPI_DR Register 3	

SPI_DR Register 4

31		0
	SPI_DR Register 4	

SPI_DR Register 5

31		0
	SPI_DR Register 5	

I2C

I2C is a serial protocol for a two-wire interface to connect low-speed devices like microcontrollers, EEPROMs, A/D and D/A converters, I/O interfaces and other similar peripherals in embedded systems. Multiple slave devices can be connected to a single master with I2C. I2C only uses two wires to transmit data between devices

I2C Registers

Register name	Offset address	Accessible Size	Description
Prescale	'h00	8 bits	I2C Prescaler Register (Read and Write)
Control	'h08	8 bits	I2C Control Register (Read and Write)
Data	'h10	8 bits	I2C Data Shift Register (Read and Write)
Status	ʻh18	8 bits	I2C Status Register (Read)
SCL	ʻh38	8 bits	I2C Clock Register (Read and Write)

I2C PRESCALE Register

I2C Prescale Register divides the System clock by (Prescale value + 1). This clock is used as clock input for I2C Serial Clock.

I2C Prescaler clock = System Clock / (Prescaler Value + 1)

Address offset: 0x0

7	6	5	4	3	2	1	0
		PRESC	ALE VALUE				

I2C SCL Register

I2C SCL Register divides the I2C Prescaler clock by (SCL value + 1). This clock is used as I2C SCL clock = I2C Prescaler Clock / (SCL COUNT + 1).

Address offset: 0x38

7	6	5	4	3	2	1	0
		SCL	COUNT				

Status Register

I2C Status Register has status of I2C data transfer. The bit level details are given below. Address offset: 0x18

7	,	6	5	4	3	2	1	0
I2C_INI	Reserved		I2C_STS	I2C_BER	I2C_AD0/i I2C_LRB	I2C_AAS	I2C_LAB	I2C_BB

Signal Name	Bit Position	Comments
I2C_INI	7	High when I2C communication in progress. Becomes low once I2C communication is complete.
Reserved	6	Set to 0
I2C_STS	5	When in slave receiver mode, this flag is asserted when an externally generated STOP condition is detected (used only in slave receiver mode).
I2C_BER	4	Bus error; a misplaced START or STOP condition has been detected
I2C_AD0/I2C_ LRB	3	 AD0(Address 0) - General Call bit used for Broadcast LRB - Last Received Bit through I2C Bus This status bit serves a dual function, and is valid only while PIN = 0: 1. LRB holds the value of the last received bit over the I2C-bus while AAS = 0 (not addressed as slave). Normally this will be the value of the slave acknowledgement; thus checking for slave acknowledgement is done via testing of the LRB. 2. AD0; when AAS = 1 ('Addressed As Slave' condition), the I2C-bus controller has been addressed as a slave. Under this condition, this bit becomes the 'AD0' bit and will be set to logic 1 if the slave address received was the 'general call' (00H) address, or logic 0 if it was the I2C-bus controller's own slave address.

I2C_AAS	2	Addressed As Slave' bit. Valid only when PIN = 0. When acting as slave receiver, this flag is set when an incoming address over the I2C-bus matches the value in own address register
I2C_LAB	1	Lost Arbitration Bit. This bit is set when, in multi-master operation, arbitration is lost to another master on the I2C-bus.
I2C_BB	0	Bus Busy bit. This is a read-only flag indicating when the I2C-bus is in use. A zero indicates that the bus is busy, and access is not possible

Control Register

I2C control register configures and controls the I2C data transfer Address offset: 0x08

7	6	5	4	3	2	1	0
I2C_PIN	I2C_ES0	Reserved	Reserved	I2C_ENI	I2C_STA	I2C_STO	I2C_ACK

Signal Name	Bit Position	Comments
SPI_PIN	7	Pending Interrupt Not, Used as a software reset. If set to 1, all
SPI_ESO	6	Enable Serial Output. 0 - Registers can be initialized. 1 - I2C Serial Transmission
Reserved	5	Reserved.
Reserved	4	Reserved.
SPI_ENI	3	Enables the external interrupt output, which is generated when the PIN is active (Low)
SPI_STA	2	Transmits Start condition + Slave address
SPI_STO	1	Transmits the stop condition.
SPI_ACK	0	Acknowledgement bit. 1: I2C automatically sends an acknowledgement after a read/write transaction. 0: I2C Master sends Negative Acknowledge to stop the I2C transfer.

UART

UART module provides a two-wire asynchronous serial non-return-to-zero (NRZ) communication with RS-232 (RS-422/485) interface. Each UART module has transmit and receive buffers that can hold upto 16 entries. Data transfer rate can be modified by providing appropriate value to UARTBAUD register.

UART Registers

Register name	Offset address	Accessible Size	Description
BAUD Register	'h00	16 bits	UART Baud Rate Register (Read and write)
TX_REG Register	ʻh04	32 bits	UART Transmitter Data Register (Write only)
RCV_REG 'h08 32 bits Register		32 bits	UART Receiver Data Register (Read Only)
Status Register	'h0C	8 bits	UART Status Register (Read only)
Delay Register	ʻh10	16 bits	UART Transmitter Delay Register(Read and write)
Control Register	ʻh14	16 bits	UART Control Register (Read and write)
IEN Register	ʻh18	8 bits	UART Interrupt Enable Register (Read and write)
IQCYCLES Register	ʻh1C	8 bits	UART Input Qualification Control Register (Read and write)
RX_THRESHOLD Register	ʻh20	8 bits	UART Receiver Threshold Register (Read and write)

UART Baud Register

The UART BAUD Register configures the Baud rate based on the Baud value set. Address offset: 0x00

15

Baud

0

Signal Name	Bit Position	Read/Write	Comments
Baud	15:0	Read/Write	Baud Rate is calculated by Baud_value=(Clock Frequency)/(16*Baudrate)

UART Status Register

The status register holds the status of various Transmit and receive status and errors.

7	6	5	4	3	2	1	0
BREAK_ERROR	FRAME_ERRO R	OVERRUN	PARITY_ERRO R	STS_RX_ FULL	STS_RX _NOT_E MPTY	STS_TX _FULL	STS_TX _EMPTY

Signal Name	Bit Position	Comments
BREAK_ERROR	7	Break Error (Sets when the data and stop are both zero)
FRAME_ERRO R	6	Frame Error (Sets when the stopis zero)
OVERRUN	5	Overrun Error (A data overrun error occurred in the receive shift register. This happens when additional data arrives while the FIFO is full.)
PARITY-ERROR	4	Parity Error (Sets when The receive character does not have correct parity information and is suspect.)
STS_RX_FULL	3	Receiver Full (Sets when the Receive Buffer is Full)
STS_RX_NOT_ FULL	2	Receiver Not Empty (Sets when there is some data in the Receive Buffer).
STS_TX_FULL	1	Transmitter Full (Sets when the transmit Buffer is full)
STS_TX_EMPT Y	0	Transmitter Empty(Sets when the Transmit Buffer is empty).

UART Control Register

The UART and receive operation and protocol are configured using the UART control register.

16	11	10	54	3	2	1		0
Reserved		UART_TX_RX_LEN	PARITY		STOP_BITS		Reserved	

Signal Name	Position	Comments
Reserved	16:11	Reserved
UART_TX_RX_L EN	10:5	Character size of data. Maximum length is 32 bits.

PARITY	4:3	Insert Parity bits 00 - None 01 - Odd 10- Even 11 - Unused or Undefined
STOP_BITS	2:1	Stop bits 00 - 1 Stop bits 01 - 1.5 Stop bits 10 - 2 Stop bits
Reserved	0	Reserved

UART TX_REG Register

The value to be transmitted is written into the TX_REG register.

Address offset: 0x04

32

Data to be transmitted

0

0

UART RCV_REG Register

The received value can be read from the UART Receive DATA register. Address offset: 0x08

Address onset. Oxu

32

UART Receive Data

UART IEN Register

Enables interrupts based on bit value set in the Interrupt Enable Register. Address offset:0x18

8	7	6	5	4	3	2	1	0
ENABLE_R X_THRESH OLD	ENABLE_B REAK_ERR OR	ENABLE_FR AME_ERROR	ENABLE_O VERRUN	ENABLE_ PARITY_ ERROR	ENABLE_ RX_FULL	ENABLE_ RX_NOT_ EMPTY	ENABLE_ TX_FULL	ENABLE_T X_EMPTY

Signal Name	Bit Position	Comments
Reserved	15:9	Reserved
ENABLE_RX_T HRESHOLD	8	RX Threshold Interrupt Enable
ENABLE_BREA K_ERROR_EN	7	Break Error Interrupt Enable

ENABLE_FRAM E_ERROR_EN	6	Frame Error Interrupt Enable
ENABLE_OVER RUN_ERROR_E N	5	Overrun Interrupt Enable
ENABLE_PARIT Y_ERROR_EN	4	Parity Error Interrupt Enable
ENABLE_RX_F ULL	3	Receiver Full Interrupt Enable
ENABLE_RX_N OT_EMPTY	2	Receiver Not Empty Interrupt Enable
ENABLE_TX_FU LL	1	Transmitter Full Interrupt Enable
ENABLE_TX_E MPTY	0	Transmission Empty Interrupt Enable

UART DELAY Register

Delayed Transmit control is done by providing the required delay in UART DELAY register. Address offset: 0x10

16

Transmit Delay Count

UART IQCYCLES Register

0

0

0

UART IQCYCLES Register holds the number of input qualification cycles for the receiver pin. . Address offset: 0x1C

8

Input Qualification Cycles Count

UART RX_THRESHOLD Register

UART RX_THRESHOLD register holds the receiver FIFO threshold value, when the RX FIFO level increases beyond the threshold, corresponding status bit will be set and when interrupt is enabled, interrupt will be raised

Address offset: 0x20

8

FIFO Receive Threshold Value

GENERAL PURPOSE INPUT / OUTPUT (GPIO)

The General Purpose Input/output operation can be used to generate custom waveforms, enable signals, generate interrupts, etc. The GPIO has a GPIO DIRECTION register which configures the GPIO pin as an input or output and the GPIO DATA register which holds the input data to GPIO or output data from GPIO. The GPIO pins 0 - 7 can accept External events as interrupts. To use a GPIO pin (0 - 7) as interrupt, that particular GPIO pin(s) should be configured as input. The GPIO data register is 1 byte, 2 byte and 4 byte accessible.

GPIO Registers

Register name	Offset address	Accessible size	Description
GPIO_DIRECTION_ CNTRL_REG	'h00	32 bits	GPIO Direction Control Register (Read and Write)
GPIO_DATA_REG	`h08	32, 16, 8 bits	GPIO Data Register (Read and Write)

Sequence of execution:

- 1. Write into the GPIO Direction register to configure GPIO pin as an input or output.
- 2. Write appropriate values to the GPIO DATA register.

Interrupt ID mapping to Device number

The following interrupts can be mapped with the respective interrupt IDs and the IDs are used when configuring PLIC registers to enable and service a particular interrupt.

ID	Source	ID	Source
0	Unused	15	GPIO8
1	PWM5	16	GPIO9
2	PWM4	17	GPIO10
3	PWM3	18	GPIO11
4	PWM2	19	GPIO12
5	PWM1	20	GPIO13
6	PWM0	21	GPIO14
7	GPIO0	22	GPIO15
8	GPIO1	23	I2C0
9	GPIO2	24	I2C1
10	GPIO3	25	UART0
11	GPIO4	26	UART1
12	GPIO5	27	UART2
13	GPIO6		
14	GPIO7		

Core Local Interrupter (CLINT)

The purpose of CLINT is to configure timer interrupts.

CLINT Registers

Register name	Offset address	Accessible Size	Description
mtime	'hBFF8	64 bits	mtime register (Read and write)
mtimecmp	ʻh4000	64 bits	mtime compare register (Read and write)

mtime Register

A memory mapped register of a real time counter.

Address offset: 0xBFF8

63

mtime

0

0

mtimecmp Register

Machine mode timer compare register which causes a timer interrupt to be posted when the mtime register contains a value greater than or equal to the value in the mtimecmp register Address offset: 0x4000

63

mtimecmp

mtimecmp = mtime + N * (Clock frequency / mtime divisor)

Ν	- Number of seconds after which the interrupt is generated.
Clock Frequency	- Frequency at which device clock in running
mtime divisor	- Value of this divisor varies as per board
	Pinaka - 16
	Parashu - 256
	Vajra - 256