

---

---

RISC-V ASSEMBLY  
LANGUAGE  
PROGRAMMER MANUAL  
PART I

---

---

DEVELOPED BY: SHAKTI DEVELOPMENT TEAM @ IITM '20

SHAKTI.ORG.IN

CONTACT @ SHAKTI [DOT] IITM [AT] GMAIL [DOT] COM

### 0.0.1 Proprietary Notice

Copyright © 2020, **Shakti @ IIT Madras**.

All rights reserved. Information in this document is provided “as is”, with all faults.

**Shakti @ IIT Madras** expressly disclaims all warranties, representations, and conditions of any kind, whether express or implied, including, but not limited to, the implied warranties or conditions of merchant ability, fitness for a particular purpose and non-infringement.

**Shakti @ IIT Madras** does not assume any liability rising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation indirect, incidental, special, exemplary, or consequential damages.

**Shakti @ IIT Madras** reserves the right to make changes without further notice to any products herein.

## 0.0.2 Release Information

Version	Date	Changes
0.1		Initial Release

# Table of Contents

0.0.1	Proprietary Notice . . . . .	2
0.0.2	Release Information . . . . .	3
<b>List of Figures</b>		<b>7</b>
<b>List of Tables</b>		<b>8</b>
0.0.3	List of Abbreviations . . . . .	9
<b>1</b>	<b>Introduction</b>	<b>11</b>
1.1	RISC-V . . . . .	11
1.2	Registers . . . . .	12
1.2.1	Stack Pointer Register . . . . .	12
1.2.2	Global Pointer Register . . . . .	12
1.2.3	Thread Pointer Register . . . . .	13
1.2.4	Return Address Register . . . . .	13
1.2.5	Argument Register . . . . .	13
1.2.6	Temporary Register . . . . .	13
1.3	Machine mode . . . . .	15
1.4	CSR registers . . . . .	15
1.4.1	CSR Field Specifications . . . . .	16
1.5	CSR Instructions . . . . .	17
1.5.1	Register to Register instructions . . . . .	17
1.5.2	Immediate Instructions . . . . .	21
1.5.3	Machine Information Registers . . . . .	24
<b>2</b>	<b>Load and Store instructions</b>	<b>39</b>
2.1	RV 32I . . . . .	39
2.1.1	Register to Register Instructions . . . . .	39
2.1.2	Pseudo Instructions . . . . .	47
2.1.3	Immediate instructions . . . . .	55
2.2	RV 64I . . . . .	57
2.2.1	Immediate instructions . . . . .	57
<b>3</b>	<b>Bitwise Instructions</b>	<b>63</b>
3.1	RV 32I . . . . .	63
3.1.1	Register to Register Instructions . . . . .	63
3.1.2	Immediate instructions . . . . .	70
3.2	RV 64I . . . . .	77
3.2.1	Register to Register Instructions . . . . .	77
3.2.2	Immediate instructions . . . . .	80
<b>4</b>	<b>Arithmetic Instructions</b>	<b>83</b>
4.1	RV 32I . . . . .	83
4.1.1	Register to Register instructions . . . . .	83

4.1.2	Immediate Instructions	93
4.2	RV 64I	95
4.2.1	Register to Register instructions	95
4.2.2	Immediate Instructions	103
<b>5</b>	<b>Control Transfer Instructions</b>	<b>105</b>
5.1	Branch Instructions	105
5.1.1	Pseudo Instructions	111
5.2	Unconditional Jump Instructions	122
5.3	System Instructions	126
5.3.1	ECALL	126
5.3.2	EBREAK	127
5.3.3	WFI	128
5.3.4	NOP	128
<b>6</b>	<b>Trap's in RISC-V</b>	<b>129</b>
6.1	Exceptions	129
6.1.1	Illegal Instruction Exception	130
6.1.2	Instruction Address Misaligned Exception	130
6.1.3	Load Address Misaligned Exception	130
6.1.4	Store Address Misaligned Exception	131
6.1.5	Instruction Access Fault	131
6.1.6	Load Access Fault	131
6.1.7	Store Access Fault	132
6.1.8	Break Point	132
6.1.9	Environment Call	132
6.2	Handling Exceptions	132
6.2.1	Exception Handling Registers	136
6.2.2	MSTATUS	136
6.2.3	MRET	137
6.3	Understanding Stack in RISC-V	137
6.3.1	Stack	137
<b>7</b>	<b>Interrupts</b>	<b>139</b>
7.1	Timer Interrupts	139
7.1.1	Timer registers	139
7.1.2	Timer Interrupt	141
7.2	External Interrupts	142
7.3	Software Interrupts	142
<b>8</b>	<b>Assembler Directives</b>	<b>143</b>
8.1	Object File section	143
8.1.1	.TEXT	143
8.1.2	.DATA	144
8.1.3	.RODATA	144
8.1.4	.BSS	145
8.1.5	.COMM	145
8.1.6	.COMMON	146
8.1.7	.SECTION	146
8.1.8	Miscellaneous Functions	147
8.1.9	.OPTION	147
8.1.10	.FILE	147

8.1.11	.IDENT	148
8.1.12	.SIZE	148
8.1.13	Directives for Definition and Exporting of symbols	150
8.2	Alignment Control	152
8.3	Assembler Directives for Emitting Data	153
8.3.1	.ASCIZ	157
8.3.2	.STRING	157
8.3.3	.INCBIN	158
8.3.4	.ZERO	158
<b>9</b>	<b>Example Programs and Practice exercises</b>	<b>159</b>
9.1	Important Prerequisites	159
9.2	Assembly Language Example Programs	161
9.2.1	Data Transfer Instructions	161
9.2.2	Arithmetic Instructions	163
9.2.3	Logical Operations	164
9.2.4	Conditional Operations	166
9.2.5	Exercises	169

# List of Figures

1.1	Machine ISA Register ( <i>misa</i> ) . . . . .	25
1.2	Machine VendorID register ( <i>mvendorid</i> ) . . . . .	25
1.3	Machine Architecture ID Register ( <i>marchid</i> ). . . . .	26
1.4	Machine Implementation ID Register ( <i>mimpid</i> ). . . . .	27
1.5	Hart ID Register ( <i>mhartid</i> ). . . . .	28
1.6	Machine-Mode Status Register ( <i>mstatus</i> ) for RV64 . . . . .	29
1.7	Machine-Mode Status Register ( <i>mstatus</i> ) for RV32. . . . .	29
1.8	Machine Cause Register ( <i>mcause</i> ). . . . .	30
1.9	Machine Trap-Vector Base-Address Register ( <i>mtvec</i> ) . . . . .	32
1.10	Machine Exception Program Counter Register ( <i>mepc</i> ). . . . .	33
1.11	Standard portion (bits 15:0) of <i>mie</i> . . . . .	34
1.12	Standard portion (bits 15:0) of <i>mip</i> . . . . .	35
1.13	Machine Trap Value register ( <i>mtval</i> ). . . . .	36
1.14	Machine-mode scratch Register ( <i>mscratch</i> ). . . . .	37
6.1	Trap occurrence and handling mechanism . . . . .	133
6.2	Exception handling part . . . . .	134
6.3	Machine-mode status register ( <i>mstatus</i> ) for RV64 . . . . .	136
6.4	Machine-mode status register ( <i>mstatus</i> ) for RV32. . . . .	136

# List of Tables

1	List Of Abbreviations . . . . .	9
2	List Of Abbreviations . . . . .	10
1.1	RISC-V Base Integer Registers Of Size XLEN . . . . .	14
1.2	RISC-V Privilege Levels . . . . .	15
1.3	RISC-V Machine Mode Registers . . . . .	16
1.4	RISC-V ISA extensions . . . . .	24
1.5	Basic Commands and Usage with misa Register . . . . .	25
1.6	Basic Commands and Usage with mvendorid Register . . . . .	26
1.7	Basic Commands and Usage with marchid Register . . . . .	26
1.8	Basic Commands and Usage with mimpid Register . . . . .	27
1.9	Basic Commands and Usage with mhartid Register . . . . .	28
1.10	Basic Commands and Usage with mstatus Register . . . . .	30
1.11	Basic Commands and Usage with mcause Register . . . . .	30
1.12	Machine cause register ( <code>mcause</code> ) values after trap. . . . .	31
1.13	Basic Commands and Usage with mtvec Register . . . . .	32
1.14	Encoding of <code>mtvec</code> MODE field. . . . .	32
1.15	Basic Commands and Usage with mepc Register . . . . .	33
1.16	Basic Commands and Usage with respect to mie Register . . . . .	34
1.17	Basic Commands and Usage with mip Register . . . . .	35
1.18	Basic Commands and Usage with mtval Register . . . . .	36
1.19	Basic Commands and Usage with mscratch Register . . . . .	37



### 0.0.3 List of Abbreviations

CSR	Control and Status Register
GP	Global Pointer
HART	Hardware Thread
IMM	Immediate Data
ISA	Instruction Set Architecture
MARCHID	Machine Architecture ID
MCAUSE	Trap cause code, Machine Mode
MCOUNTEREN	Counter enable, Machine Mode
MCYCLE	Clock cycle counter, Machine Mode
MEIP	Machine external interrupt
MEPC	Machine Exception Program counter
MHARTID	Hardware thread ID
MIE	Interrupt-enable register, Machine Mode
MIMPID	Implementation ID
MIP	Interrupt pending, Machine Mode
MISA	ISA and extensions
MSTATUS	Status register, Machine Mode
MTIP	Machine timer interrupt
MTVAL	Bad address or bad instruction, Machine Mode
MTVEC	Machine Trap Vector base address
MVENDORID	Machine Mode Vendor ID
NA	Not Applicable
NMI	Non Maskable Interrupt
RISC	Reduced Instruction Set Computer

Table 1: List Of Abbreviations

RV128 / RV128I	Instructions present only on 128 bit machines
RV64 / RV64I	Instructions present only on 64 and 128 bit machines
RV32 / RV32I	Basic 32 bit instruction set, present on all machines
SP	Stack Pointer
TP	Thread Pointer
XLEN	Instruction (X) Length.

Table 2: List Of Abbreviations

# Introduction

## 1.1 RISC-V

RISC-V pronounced as “RISC-five”, is an open source standard Instruction Set Architecture (ISA), designed based on Reduced Instruction Set Computer (RISC) principles. With a flexible architecture to build systems ranging from a simple microprocessor to complex multi-core systems, RISC-V caters to any market. The RISC-V ISA provides two specifications, one, User Level Instructions and two, Privilege Level Instructions. User Level Instructions, guides in developing simple embedded systems and connectivity applications. While Privilege Level Instructions guides in building secure systems, kernel and protected software stacks.

RISC-V currently supports three privilege levels, viz.. Machine/Supervisor/User, with each having dedicated Control Status Registers (CSRs) for system state observation and manipulation. In addition, RISC-V provides 31 general purpose registers, amongst which a subset can be used for specific functions such as a stack pointer, thread pointer, function arguments, etc. RISC-V is divided into different categories based on the maximum width of registers the architecture can support. For example., RV32 (RISC-V 32) provides registers whose maximum width is 32-bits and RV64 (RISC-V 64) provides registers whose maximum width is 64-bits. Processors with larger register widths can support instructions and data of smaller widths. For example, an RV64 (64-bit) platform can support both RV32 and RV64.

**Note:** This book uses the term *XLEN* to refer to the current width of the registers, in bits.

PART-I of the RISC-V programmer’s manual, details RISC-V assembly instructions, registers in use and the machine privilege level. Advanced concepts on Privilege levels, Memory Management unit and Trap delegation will be dealt with in PART-II of the manual.

The objective of the RISC-V ASM (assembly language) programmer manual is to aid users in writing extensive assembly programs and provide necessary information to write simple embedded applications.

## 1.2 Registers

RISC-V architecture provides 31 user modifiable general-purpose (base) registers, namely,  $x1$  to  $x31$ , with an additional read-only register,  $x0$ , hard-wired to zero. One common use of  $x0$  register is to initialize other registers to zero.

In comparison to other ISAs, RISC-V uses a larger number of integer registers which helps in performance, where extensive use of loop unrolling and software pipelining is required.

In RISC-V systems, the following are the available base registers:

- There are 31 general purpose registers.
- Out of which 7 are temporary registers ( $t0 - t6$ ).
- $a0 - a7$  are used for function arguments.
- $s0 - s11$  are used as saved registers or within function definitions.
- There is one stack pointer, one global pointer and one thread pointer register.
- A return address register ( $x1$ ) to store the return address in a function call.
- One program counter (pc). pc holds the address of the current instruction.
- All the registers can be used as a general purpose register.

The Base registers can hold either data or a valid address. They are usually identified with the letter 'x' prefixed to the register number.

### 1.2.1 Stack Pointer Register

In RISC-V architecture,  $x2$  ( $sp$ ) register is used for the Stack Pointer.  $x2$  holds the base address of the stack. The C and C++ compilers for RISC-V, always use  $x2$  as the stack pointer. In case of a handwritten assembly code,  $x2$  has to be made to explicitly point to the stack base address. Then only  $x2$  becomes a stack pointer in real sense. The stack base address has to be 4 byte aligned. If the stack base address is not aligned to 4 byte, load/store alignment fault can arise. If the stack is not used, the  $x2$  can be used as a general purpose register.

The  $x2$  register can hold an operand in the following ways:

- As a base register for load and store instruction. In this case, the load/store address must be 4 byte aligned.
- As a source or destination register for arithmetic/logical/csr instructions.

### 1.2.2 Global Pointer Register

Global variables stay in existence throughout the program. The  $x3$  ( $gp$ ) holds the base address to the location, where Global variables reside. Global variables are placed at fixed locations in memory. Using pc-relative or absolute addressing mode leads to utilization of extra instructions. Therefore, RISC-V came with an idea to place the global variables together and initialise a register to point to this area. This way, the global variables can also be initialized to default value easily.

### 1.2.3 Thread Pointer Register

Each thread has its own private set of variables which are called as “thread specific variables”. The  $x4$  register points to the region, where the thread specific variables are stored.

### 1.2.4 Return Address Register

The  $x1$  ( $ra$ ) register is used to save the subroutine return addresses. Before a subroutine call is performed,  $x1$  is explicitly set to the subroutine return address. This is usually ‘ $pc + 4$ ’. The standard software calling convention uses  $x1$  ( $ra$ ) register to hold the return address on a function call.

### 1.2.5 Argument Register

The registers  $x10$  to  $x17$  are used to pass arguments in a subroutine call. Before a subroutine call is made, the arguments to the subroutine are copied to the argument registers. There are totally 8 argument registers. If the number of arguments to a subroutine is more than 8, the stack is used to pass arguments. The standard software calling convention uses argument registers to pass the subroutine arguments. The argument registers can be used as a general purpose register.

### 1.2.6 Temporary Register

As the name says, the temporary registers are used to hold intermediate values during instruction execution. There are seven temporary registers ( $t0 - t6$ ).

Register Name	ABI Name	Description
x0	zero	Hard-Wired Zero
x1	ra	Return Address
x2	sp	Stack Pointer
x3	gp	Global Pointer
x4	tp	Thread Pointer
x5	t0	Temporary/Alternate Link Register
x6-7	t1-t2	Temporary Register
x8	s0/fp	Saved Register (Frame Pointer)
x9	s1	Saved Register
x10-11	a0-a1	Function Argument/Return Value Registers
x12-17	a2-a7	Function Argument Registers
x18-27	s2-s11	Saved Registers
x28-31	t3-t6	Temporary Registers

Table 1.1: RISC-V Base Integer Registers Of Size XLEN

### 1.3 Machine mode

RISC-V ISA specification provides necessary details to develop a Desktop PC and also a small embedded chip. The specification is designed to provide different levels of protection for conventional application and ease porting of existing system software to RISC-V SoC's. To facilitate all the above mentioned, RISC-V has three privilege levels or modes. At any time, a RISC-V hart runs at some privilege level. These privilege levels provide protection across different components of a software. An access to a region that is not allowed in the current privilege level causes exceptions/traps. Overall, different levels of freedom and security are enforced across a software stack. The three privilege levels are listed below,

Privilege	Value	Encoding	Abbreviation
User mode	0	00	U
Machine mode	3	11	M
Supervisor mode	1	01	S

Table 1.2: RISC-V Privilege Levels

The value field describes the value of the privilege level. Encoding is used to encode the privilege level in a CSR registers. Machine level has the highest privilege and is also mandatory. Machine mode is inherently trusted, as it has low level access to the machine implementation. All software by default start in Machine Mode. This book deals with the Machine Mode. The other two modes are used for developing conventional applications and system software.

### 1.4 CSR registers

The Control and Status Register (CSR) are system registers provided by RISC-V to control and monitor system states<sup>1</sup>. CSR's can be read, written and bits can be set/cleared. RISC-V provides distinct CSRs for every privilege level. Each CSR has a special name and is assigned a unique function. This section explains the CSR's in machine mode. Other privilege levels and related CSR's are dealt with in part 2.

Reading and/or writing to a CSR will affect processor operation. CSR's are used in operations, where a normal register cannot be used. For example, knowing the system configuration, handling exceptions, switching to different privilege modes, handling interrupts, etc... are some tasks for which a CSR is needed. The CSR cannot be read/written the way a general register can. A special set of instructions called `csr instructions` are used to facilitate this process. CSR instructions require an intermediate base register to perform any operation on CSR registers. Further, it is possible to write immediate values to CSR registers. table1.3 lists the CSRs present in machine mode.

<sup>1</sup>Here, system/processor refers to a computing system built using RISC-V ISA

Register	Description
misa	Machine ISA
mvendorid	Machine Vendor ID
marchid	Machine Architecture ID
mimpid	Machine Implementation ID
mstatus	Machine Status
mcause	Machine trap cause
mtvec	Trap vector base address

Register	Description
mhartid	Machine Hardware thread ID
mepc	Machine exception program counter
mie	Machine interrupt enable
mip	Machine interrupt pending
mtval	Machine trap value
mscratch	Scratch register

Table 1.3: RISC-V Machine Mode Registers

### 1.4.1 CSR Field Specifications

An attempt to access a CSR that is not visible in the current mode of operation results in privilege violation. Similarly, in the current mode of operation, a privilege violation occurs when an attempt is made to write to a “read-only” labeled CSR. This attempt results in an illegal instruction exception. In addition to restrictions on how a CSR register is accessed, fields within some registers come with their own restrictions which are as listed as follows.

#### 1.4.1.1 Reserved Writes Ignored, Reads Ignore Values (WIRI)

Read-only fields within some read-only and read/write registers, have been reserved for future use. Such fields have been named as **Reserved Writes Ignored, Reads Ignore Values (WIRI)**. A read or write to these fields must be ignored. In case the entire CSR is a read-only register, an attempt to write to the WIRI field will raise an illegal instruction exception.

#### 1.4.1.2 Reserved Writes Preserve Values, Reads Ignore Values (WPRI)

Although, there are fields labeled “read/write” in some registers, they are reserved for future use and are not available for software modifications. Such fields are called as **Reserved Writes Preserve Values, Reads Ignore Values (WPRI)**. Values returned on a reading such fields must be ignored, while an attempt to write to the whole register containing such fields must preserve the original value.

#### 1.4.1.3 Write/Read Only Legal Values (WLRL)

Some fields restrict the values that can be read/written to a field. Such values are called “legal” values and are specified by the processor. Fields with this restriction are labeled as **Write/Read Only Legal Values (WLRL)**. A read on such a field returns a legal value if legal values are written



to it. Caution should be exercised to write only legal values as illegal writes may not return legal values.

#### 1.4.1.4 Write Any Values, Reads Legal Values (WARL)

Some read/write fields offer the freedom of writing any value to it while reading them, will only return values which are legal. Such fields are labeled as **Write Any Values, Reads Legal Values (WARL)**. Implementations will not raise an exception on writes of unsupported values to an WARL field. Implementations must always deterministically return the same legal value after a given illegal value is written.

## 1.5 CSR Instructions

### 1.5.1 Register to Register instructions

#### 1.5.1.1 CSRRC

CSR Read and Clear Bits (CSRRC) is used to clear a CSR.

#### Syntax

```
csrrc rd, csr, rs1
```

#### Alias

```
csrc csr, rs1
```

where,

<i>rd</i>	destination register
<i>csr</i>	csr register
<i>rs1</i>	source register 1

#### Description

The CSRRC instruction clears bits of the specified CSR. It can be used to simply read a CSR without updating it. If (*rs1*) is x0, then no update to the CSR will occur. The previous value of the CSR is copied to the destination register and then some selected bits of the CSR are cleared to 0, the value in (*rs1*) is used as a bit mask to select which bits are to be cleared in the CSR. Other bits are unchanged. This is an atomic operation.

#### Usage

```
csrcc x1, mcause, zero      # mcause ← (Invert(zero) Logical-AND mcause)
                           # x1 ← old value of mcause
```

### 1.5.1.2 CSRR

CSR Read (CSRR) is used to read from a CSR.

#### Syntax

```
csrr rd, csr
```

where,

<i>rd</i>	destination register
<i>csr</i>	csr register

#### Description

The CSRR instruction is used to read the value of CSR. The previous value of the CSR is copied to the destination register. This is an atomic read operation.

#### Usage

```
csrr x5, mstatus      # x5 ← mstatus
```

### 1.5.1.3 CSRRW

CSR Read and Write (CSRRW) is used to read from and/or write to a CSR.

#### Syntax

```
csrrw rd, csr, rs1
```

#### Alias

```
csrw csr, rs1
```

where,

<i>rd</i>	destination register
<i>rs1</i>	source register 1
<i>csr</i>	csr register

#### Description

The previous value of the CSR is copied to destination register and the value of the source register (*rs1*) is copied to the CSR, this is an atomic write operation. To read a CSR without writing to it, the source register (*rs1*) can be specified as x0. To write a CSR without reading it, the destination register (*rd*) can be specified as x0. This is an atomic operation.

#### Usage

```
auipc t0, %pcrel_hi(mtvec)
addi t0, t0, %pcrel_lo(1b)
csrrw zero, mtvec, t0
```

```
csrrw zero, mtvec, t0 # mtvec ← t0
```

#### Exceptions

In lower privilege modes some of the CSRs are inaccessible. An attempt to read from or write to a CSR may cause an illegal instruction exception.

### 1.5.1.4 CSRRS

CSR Read and Set Bits (CSRRS) sets bits in the specified CSR.

#### Syntax

```
csrrs rd, csr, rs1
```

#### Alias

```
csrr rd, csr
```

where,

<i>rd</i>	destination register
<i>csr</i>	csr register
<i>rs1</i>	source register 1

#### Description

The CSRRS instruction can be used to simply read a CSR without updating it. If (*rs1*) is x0, then no update to the CSR will occur. The previous value of the CSR is copied to the destination register and then some selected bits of the CSR are set to 0. The value in (*rs1*) is used as a bit mask to select which bits are to be set in the CSR. Other bits are unchanged. This is an atomic operation.

#### Usage

```
csrrs zero, mstatus, x1          # mstatus ← (x1 (Logical-OR) mstatus)
```

## 1.5.2 Immediate Instructions

### 1.5.2.1 CSRRCI

CSR Read and Clear Immediate (CSRRCI) clears any CSR using a zero-extended immediate value ( $\text{imm}[4:0]$ ) encoded in the  $rs_1$  field, instead of a value from an integer register.

#### Syntax

```
csrrci rd, csr, imm
```

#### Alias

```
csrci csr, imm
```

where,

<i>rd</i>	destination register
<i>csr</i>	csr register
<i>imm</i>	immediate value

#### Description

The CSRRCI instruction makes bits[4:0] in any CSR particularly easy to modify. The previous value of the CSR is copied to the destination register and then the CSR is cleared using immediate value. The 5-bit field that is normally used for  $rs_1$  is zero-extended and used as the source value that is moved into the CSR. This is an atomic operation.

#### Usage

```
csrrci x1, mie, 3      # mie ← (3 (Logical-AND) mie)
                       # x1 ← old value mie
```

### 1.5.2.2 CSRRSI

CSR Read and Set bits Immediate (CSRRSI) can be used to make bits [4:0] in any CSR particularly easy to set “1”.

#### Syntax

```
csrrsi rd, csr, imm
```

#### Alias

```
csrsi csr, imm
```

where,

<i>rd</i>	destination register
<i>csr</i>	csr register
<i>imm</i>	immediate value

#### Description

The CSRRSI instruction makes bits[4:0] in any CSR particularly easy to set to “1”. The previous value of the CSR is copied to the destination register and then some selected bits of the CSR are set to 1. The 5-bit field that is normally used for  $rs_1$  is zero-extended and used as a bit mask to select which bits are to be set in the CSR. This is an atomic operation.

#### Usage

```
csrrsi zero, mstatus, 3      # mstatus ← (3 (Logical-OR) mstatus)
```

### 1.5.2.3 CSRRWI

CSR Read and Write bits Immediate (CSRRWI) copies the old value of a csr, then overwrites the csr with the specified immediate value.

#### Syntax

```
csrrwi rd, csr, imm
```

#### Alias

```
csrwi csr, imm
```

where,

<i>rd</i>	destination register
<i>csr</i>	csr register
<i>imm</i>	immediate value

#### Description

The CSRRWI is a variant of the CSRRW instruction, which is used to overwrite to a csr with the specified immediate value. The previous value of the csr is copied to the destination register and then the entire csr is written to. The 5-bit field that is usually used for source register ( $rs_1$ ) is zero-extended and used as the immediate value that is moved into the register. This is an atomic operation.

#### Usage

```
csrrwi x5, mstatus, 3    # x5 ← old value of mstatus)
                          # mstatus ← 3
```

### 1.5.3 Machine Information Registers

#### 1.5.3.1 MISA

Machine Instruction Set Architecture (MISA) register lists the basic architecture of the RISC-V processor.

##### Description

MISA also tells about the register width (32, 64, 128) and the variant of RISC-V architecture. Individual bits in this CSR indicate the various options and extensions detailed by the RISC-V specification have been implemented.

I	Base Integer Instruction Set
M	Standard Extension for Integer Multiplication and Division
A	Standard Extension for Atomic Instructions
F	Standard Extension for Single-Precision Floating-Point
D	Standard Extension for Double-Precision Floating-Point
C	Standard Extension for Compressed Instructions
S	Standard Extension for Supervisor mode
Q	Standard Extension for Quad-precision (128bit)floating point
E	Standard Extensions for Embedded microprocessors
L	Standard Extensions for Decimal arithmetic instructions
V	Standard Extensions for Vector arithmetic instructions
P	Standard Extensions for Packed SIMD instructions
B	Standard Extensions for Bit manipulation instructions
T	Standard Extensions for Transactional memory support

Table 1.4: RISC-V ISA extensions

The register width of the machine (either 32, 64, or 128) is encoded in the most significant two bits of this CSR. Some machines may support multiple register widths. For example, an RV64 machine may be capable of running as an RV32 machine. Upon power-on or reset, the misa register will be set to show the widest register width the core is capable of implementing. Software can set this register to effectively turn (for example) an RV64 machine into an RV32 machine.

The lower-order 26 bits correspond to the letters A, B, . . . Z (“A”=bit 0, “B”=bit 1, etc.). Each bit will be set to indicate whether this implementation supports the corresponding extension. For example, bit 5 will be set if the core supports the “F” single precision floating point extension.

##### Exceptions

MISA register is read-write.



Figure 1.1: Machine ISA Register (*misa*)

Operation	ASM_Command	Usage
Read	<i>csrr rd, misa</i>	<i>csrr x5, misa</i>
Write	Na	Na
Set	Na	Na
Clear	<i>csrrc rd, misa, rs1</i>	<i>csrrc x0, misa, x5</i>


Table 1.5: Basic Commands and Usage with *misa* Register

### 1.5.3.2 MVENDORID

Machine Vendor Id (MVENDORID) identifies by number, the vendor/manufacturer/organization that has manufactured the RISC-V chip.

#### Description

MVENDORID stores the Identity number assigned to a vendor by the semiconductor engineering trade organization called JEDEC. For research and non-commercial implementations, this register will contain zero.

Figure 1.2: Machine VendorID register (*mvendorid*)

#### Exceptions

MVENDORID register is read only.

Operation	ASM.Command	Usage
Read	csrr <i>rd</i> , mvendorid	csrr x5, mvendorid
Write	Na	Na
Set	Na	Na
Clear	Na	Na

Table 1.6: Basic Commands and Usage with mvendorid Register

### 1.5.3.3 MARCHID

Machine Architecture Id (MARCHID) identifies the particular architecture of the part and is essentially the “part number” or “model number”.

#### Description

For commercial implementations, this number is assigned by the vendor. For some non-commercial or open-source projects, a number may be assigned by the RISC-V Foundation. Otherwise, this register will contain zero.

Figure 1.3: Machine Architecture ID Register (*marchid*).

Operation	ASM.Command	Usage
Read	csrr <i>rd</i> , marchid	csrr x5, marchid
Write	Na	Na
Set	Na	Na
Clear	Na	Na

Table 1.7: Basic Commands and Usage with marchid Register

#### Exceptions

MARCHID register is read-only.

### 1.5.3.4 MIMPID

Machine Implementation Id (MIMPID) identifies the particular implementation or version of the processor.

#### Description

Given a particular vendor (as identified in `mvendorid`) and a part/model number (as identified in `marchid`), there may be several versions. It may be zero.



Figure 1.4: Machine Implementation ID Register (`mimpid`).

Operation	ASM.Command	Usage
Read	<code>csrr rd, mimpid</code>	<code>csrr x5, mimpid</code>
Write	Na	Na
Set	Na	Na
Clear	Na	Na

Table 1.8: Basic Commands and Usage with `mimpid` Register

#### Exceptions

MIMPID register is read-only.

### 1.5.3.5 MHARTID

Machine Hardware Thread Id (MHARTID) identifies which core is executing.

#### Description

MHARTID register does not reflect a higher level (eg., operating system) concept of thread. In a single-core system with a single, simple FETCH-DECODE-EXECUTE pipeline, there only one HART. In a multi-core system, where each core will execute a single flow-of-control, each core will have its own HART. Each core's HART will execute concurrently with the other cores' HARTs.

It may be important to identify one thread as a “master thread”. One HART must be given an ID of zero. The number of hardware threads is fixed but the application software will need an unpredictable and changing number of threads. The OS will map traditional OS threads onto the available hardware threads.



Figure 1.5: Hart ID Register (`mhartid`).

Operation	ASM.Command	Usage
Read	<code>csrr rd, mhartid</code>	<code>csrr x5, mhartid</code>
Write	Na	Na
Set	Na	Na
Clear	Na	Na

Table 1.9: Basic Commands and Usage with `mhartid` Register

#### Exceptions

MHARTID register is read-only.

### 1.5.3.6 MSTATUS

Machine STATUS (MSTATUS) register details the machine status and helps in manipulating the state of the machine. The mstatus register has several bits to operate the different states of the machine.

#### Description



Figure 1.6: Machine-Mode Status Register (`mstatus`) for RV64




Figure 1.7: Machine-Mode Status Register (`mstatus`) for RV32.

MSTATUS contains a number of fields that can be read and updated. By modifying these fields, the software can do things like enable/disable interrupts and change the virtual memory model.

For example, by writing to this CSR, the software can turn on virtual memory and page-table translation. Two of the fields are only used for 64 and/or 128 bit machines. These two fields reside in bits positions [35:32], so they are not even present in 32-bit machines.

### 1.5.3.7 Interrupt Enable Bits

- “Interrupt” means asynchronous exceptions, i.e., Timer Interrupts, Software Interrupts, and External Interrupts.
- If the processor is in Machine Mode, then interrupts are enabled whenever  $MIE = 1$ ; interrupt processing for Supervisor and User mode is disabled and vice versa.

### 1.5.3.8 Interrupt Processing Bits

- When an interrupt occurs and a trap handler is to be invoked, the privilege mode will change and the “interrupt enable” bit must be set to 0 to prevent additional trap processing while the trap handler is executing.
- First, the MPIE bit will be set to hold the previous value of the interrupt enable bit for Machine Mode prior to the interrupt (i.e., to the previous value of MIE).

Operation	ASM.Command	Usage
Read	csrr <i>rd</i> , mstatus	csrr x5, mstatus
Write	csrrw mstatus, <i>rs1</i>	csrrw x0, mstatus, x5
Set	csrrs mstatus, <i>rs1</i>	csrrs x0, mstatus, x5
Clear	csrrc mstatus, <i>rs1</i>	csrrc x0, mstatus, x5

Table 1.10: Basic Commands and Usage with mstatus Register

### 1.5.3.9 MCAUSE

Machine CAUSE (MCAUSE) register contains the reason for the exception or interrupt that happened in the system.

#### Description

- MCAUSE is written by hardware when an exception occurs, trap handler to be invoked.
- Below is the list of some numeric codes.

Figure 1.8: Machine Cause Register (*mcause*).

Operation	ASM.Command	Usage
Read	csrr <i>rd</i> , mcause	csrr x5, mcause
Write	csrrw <i>rd</i> , mcause, <i>rs1</i>	csrrw x0, mcause, x5
Set	csrrs <i>rd</i> , mcause, <i>rs1</i>	csrrs x0, mcause, x5
Clear	csrrc <i>rd</i> , mcause, <i>rs1</i>	csrrc x0, mcause, x5

Table 1.11: Basic Commands and Usage with mcause Register

Interrupt	Exception Code	Description
1	0	<i>Reserved</i>
1	1	Supervisor software interrupt
1	2	<i>Reserved</i>
1	3	Machine software interrupt
1	4	<i>Reserved</i>
1	5	Supervisor timer interrupt
1	6	<i>Reserved</i>
1	7	Machine timer interrupt
1	8	<i>Reserved</i>
1	9	Supervisor external interrupt
1	10	<i>Reserved</i>
1	11	Machine external interrupt
1	12–15	<i>Reserved</i>
1	$\geq 16$	<i>Available for platform use</i>
0	0	Instruction address misaligned
0	1	Instruction access fault
0	2	Illegal instruction
0	3	Breakpoint
0	4	Load address misaligned
0	5	Load access fault
0	6	Store/AMO address misaligned
0	7	Store/AMO access fault
0	8	Environment call from U-mode
0	9	Environment call from S-mode
0	10	<i>Reserved</i>
0	11	Environment call from M-mode
0	12	Instruction page fault
0	13	Load page fault
0	14	<i>Reserved</i>
0	15	Store/AMO page fault
0	16–23	<i>Reserved</i>

Table 1.12: Machine cause register (`mcause`) values after trap.

### 1.5.3.10 MTVEC

Machine Trap Vector Base Address (MTVEC) contains the address of the jump table.

#### Description

- When a trap occurs due to synchronous exception or asynchronous interrupt, a jump will be taken directly to the trap handler routine.
- MTVEC contain the address of the trap handlers.
- when an exception occurs (and is to be handled, not ignored), the program counter (PC) is set to the value in this MTVEC, causing a jump to the first instruction of the trap handler code.



Figure 1.9: Machine Trap-Vector Base-Address Register (`mtvec`)

Operation	ASM.Command	Usage
Read	<code>csrr rd, mtvec</code>	<code>csrr x5, mtvec</code>
Write	<code>csrrw rd, mtvec, rs1</code>	<code>csrrw x0, mtvec, x5</code>
Set	<code>csrrs rd, mtvec, rs1</code>	<code>csrrs x0, mtvec, x5</code>
Clear	<code>csrrc rd, mtvec, rs1</code>	<code>csrrc x0, mtvec, x5</code>

Table 1.13: Basic Commands and Usage with `mtvec` Register

#### Usage

```

aupc x1 %pcrel_hi (mtvec)
addi x1, x1, %pcrel_lo (1b)
csrrw zero, mtvec, x1

```

Value	Name	Description
0	Direct	All exceptions set <code>pc</code> to BASE.
1	Vectored	Interrupts set <code>pc</code> to <code>BASE+4×cause</code> .
≥2	—	<i>Reserved</i>

Table 1.14: Encoding of `mtvec` MODE field.



### 1.5.3.11 MEPC

Program Counter for Machine Mode Trap Handler (MEPC) does the storage of previous value of pc when trap handler is invoked.




Figure 1.10: Machine Exception Program Counter Register (`mepc`).

Operation	ASM_Command	Usage
Read	<code>csrr rd, mepc</code>	<code>csrr x5, mepc</code>
Write	<code>csrrw rd, mepc, rs1</code>	<code>csrrw x0, mepc, x5</code>
Set	<code>csrrs rd, mepc, rs1</code>	<code>csrrs x0, mepc, x5</code>
Clear	<code>csrrc rd, mepc, rs1</code>	<code>csrrc x0, mepc, x5</code>

Table 1.15: Basic Commands and Usage with `mepc` Register

#### Description

- Whatever the value is stored in pc will be used at the end when MRET instruction is used.
- MEPC is written by software to cause MRET jump into an arbitrary thread.

#### Exceptions

MEPC is a read and write Register.

### 1.5.3.12 MIE

Machine Mode Interrupt Enable (MIE) Contains a bit for each type of Asynchronous Interrupt.

#### Description

MIE




Figure 1.11: Standard portion (bits 15:0) of mie.

Operation	ASM.Command	Usage
Read	csrr <i>rd</i> , mie	csrr x5, mie
Write	csrrw <i>rd</i> , mie, <i>rs</i> <sub>1</sub>	csrrw x0, mie, x5
Set	csrrs <i>rd</i> mie, <i>rs</i> <sub>1</sub>	csrrs x0, mie, x5
Clear	csrrc <i>rd</i> , mie, <i>rs</i> <sub>1</sub>	csrrc x0, mie, x5

Table 1.16: Basic Commands and Usage with respect to mie Register

### 1.5.3.13 MIP

Machine Mode Interrupt Pending (MIP) contains a bit for each of the Asynchronous Interrupt, is a read-only register indicating pending interrupt requests.

#### Description

MIP is a read-only register indicating pending interrupt requests. A particular bit in the register reads as one if the corresponding interrupt input signal is high and if the interrupt is enabled in the MIE CSR. MIP is one of the registers which controls All interrupts except for the non-maskable interrupt (NMI).




Figure 1.12: Standard portion (bits 15:0) of `mip`.

- By setting 1 in the corresponding bit position indicates the interrupt has occurred and should cause trap at some point in further.
- In addition to the above bits Interrupts may be enabled or disabled globally.

Operation	ASM_Command	Usage
Read	<code>csrr rd, mip</code>	<code>csrr x5, mip</code>
Write	<code>csrrw rd, mip, rs1</code>	<code>csrrw x0, mip, x5</code>
Set	<code>csrrs rd, mip, rs1</code>	<code>csrrs x0, mip, x5</code>
Clear	<code>csrrc rd, mip, rs1</code>	<code>csrrc x0, mip, x5</code>

Table 1.17: Basic Commands and Usage with `mip` Register

### 1.5.3.14 MTVAL

The Machine Trap Value (MTVAL) register holds exception specific information.

#### Description

When an exception is encountered, this register can hold exception-specific information to assist software in handling the trap. In the case of errors in the load-store unit MTVAL holds the address of the transaction causing the error. If this transaction is misaligned, the MTVAL holds the address of the missing transaction part. In the case of illegal instruction exceptions, it holds the actual faulting instruction. For all other exceptions, MTVAL register is 0.




Figure 1.13: Machine Trap Value register (`mtval`).

Operation	ASM_Command	Usage
Read	<code>csrr rd, mtval</code>	<code>csrr x5, mtval</code>
Write	<code>csrrw rd, mtval, rs1</code>	<code>csrrw x0, mtval, x5</code>
Set	<code>csrrs rd, mtval, rs1</code>	<code>csrrs x0, mtval, x5</code>
Clear	<code>csrrc rd, mtval, rs1</code>	<code>csrrc x0, mtval, x5</code>

Table 1.18: Basic Commands and Usage with `mtval` Register

### 1.5.3.15 MSCRATCH

A Scratch Register (MSCRATCH) for Machine Mode Trap Handler. This register allows us to store the context of trap handlers in other privilege levels. This is of much use only in case of system switching privilege modes.

#### Description

- In order to prevent overwrite and lose of the previous values, when a machine mode trap handler is invoked, virtually impossible to do anything without the use of at least one general purpose register.
- The above register is MSCRATCH
- MSCRATCH gives the software a register loaded with a base value, which can subsequently be used to save all remaining processor state.
- Mostly, it may contain a frame or stack pointer to the “register save area”



Figure 1.14: Machine-mode scratch Register (`mscratch`).

Operation	ASM.Command	Usage
Read	<code>csrr rd , mscratch</code>	<code>csrr x5, mscratch</code>
Write	<code>csrrw rd, mscratch, rs1</code>	<code>csrrw x0, mscratch, x5</code>
Set	<code>csrrs rd, mscratch, rs1</code>	<code>csrrs x0, mscratch, x5</code>
Clear	<code>csrrc rd, mscratch, rs1</code>	<code>csrrc x0, mscratch, x5</code>

Table 1.19: Basic Commands and Usage with `mscratch` Register

#### Exceptions

MSCRATCH is a read/write Register



# Load and Store instructions

This section of manual covers the memory access instructions corresponding to the variants of RISC-V Architecture.

## 2.1 RV 32I

### 2.1.1 Register to Register Instructions

Load-store instructions transfer data between memory and processor registers. These are

#### 2.1.1.1 LB

The Load Byte (LB) instruction, moves a byte from memory to register. The instruction is used for signed integers.

#### Syntax

```
lb rd, imm(rs1)
```

where,

<i>rd</i>	destination register
<i>imm</i>	immediate data
<i>rs<sub>1</sub></i>	source register 1

#### Description

The LB is a data transfer instruction, defined for 8-bit values. It works with signed integers and places the result in the LSB of *rd* and fills the upper bits of *rd* with copies of the sign bit.

**Usage**

```
lbu x5, 40(x6)      # x5 ← valueAt[x6+40]
```

**2.1.1.2 LBU**

The **Load Byte, Unsigned (LBU)** instruction, moves a byte from memory to register. The instruction is used for unsigned integers.

**Syntax**

```
lbu rd, imm(rs1)
```

where,

<i>rd</i>	destination register
<i>imm</i>	immediate data
<i>rs<sub>1</sub></i>	source register 1

**Description**

The LBU instruction, is defined for 8-bit values. It works with unsigned integers and places the result in the LSB of *rd* and zero-fills the upper bits of *rd*.

**Usage**

```
lbu x5, 40(x6)      # x5 ← valueAt[x6+40]
```



### 2.1.1.3 LH

In RISC-V 16-bit numbers are known as half-words and the **Load Half-Word signed** (LH) instruction, loads a half-word from memory to register. The instruction is used for signed integers.

#### Syntax

```
lh rd, imm(rs1)
```

where,

<i>rd</i>	destination register
<i>imm</i>	immediate data
<i>rs<sub>1</sub></i>	source register

#### Description

The LH instruction, treats the half-word as a signed number and loads a half-word from memory, placing it in the rightmost 16-bits of a register *rd* while the leftmost 48-bits of the register *rd* are sign extended.

#### Usage

```
lh x5, 0(x6)      # x5 ← valueAt[x6+0]
```

#### 2.1.1.4 LHU

Load Half-Word Unsigned (LHU) instruction, loads a half-word from memory to register. The instruction is used for unsigned numbers.

##### Syntax

```
lhu rd, imm(rs1)
```

where,

<i>rd</i>	destination register
<i>imm</i>	immediate data
<i>rs<sub>1</sub></i>	source register 1

##### Description

The LHU instruction, treats the half-word as an unsigned number and loads it from memory, placing it in the rightmost 16-bits of a register *rd* while the leftmost 48-bits of the register *rd* are filled with zeros.

##### Usage

```
lhu x5, 0(x6)      # x5 ← valueAt[x6+0]
```

### 2.1.1.5 LW

The Load Word (LW) instruction, moves a word, 32-bit value, from memory to register. The instruction is used for signed values.

#### Syntax

```
lw rd, imm(rs1)
```

where,

<i>rd</i>	destination register
<i>imm</i>	immediate data
<i>rs<sub>1</sub></i>	source register 1

#### Description

The LW instruction, is defined for 32-bit values. It works with signed integers and places the result in the LSB of *rd* and fills the upper bits of *rd* with copies of the sign bit.

#### Usage

```
lw x5, 40(x6)      # x5 ← valueAt[x6 + 40]
```

### 2.1.1.6 SB

Store Byte (SB) instruction, stores 8-bit values from a register to memory.

#### Syntax

```
sb  $rs_2$ , offset( $rs_1$ )
```

where,

$rs_1$	base register
$rs_2$	source register
<i>offset</i>	12-bit integer value

#### Description

The SB is a store type instruction which stores 8-bit values from the low bits of a register  $rs_2$  to memory. The low-order byte of the register  $rs_2$  is copied to memory while the rest of the register is ignored and is unchanged. The address to which the byte will be stored to in the memory, is calculated at run time by adding an *offset* to a  $rs_1$ .

#### Usage

```
sb x1, 0(x5)      # x1 ← valueAt[x5 + 0]
```

Store the 8-bit value in x1 register to location pointed to by x5.

### 2.1.1.7 SH

Store Half-word (SH) instruction, stores 16-bit values from a register to memory.

#### Syntax

```
sh  $rs_2$ , offset( $rs_1$ )
```

where,

$rs_1$	base register
$rs_2$	source register
<i>offset</i>	12-bit integer value

#### Description

The SH is a store type instruction which stores 16-bit values from the low bits of a register  $rs_2$  to memory. The low-order half-word of the register  $rs_2$  is copied to memory while the rest of the register is ignored and is unchanged. The address to which the half-word will be stored to in the memory, is calculated at run time by adding an **offset** to a base register.

#### Usage

```
sh x1, 0(x5)      # x1 ← valueAt[x5 + 0]
```

Store the 16-bit value in x1 register to location pointed to by x5.

### 2.1.1.8 SW

Store Word (SW) instruction, stores 32-bit values from a register to memory.

#### Syntax

```
sw  $rs_2$ , offset( $rs_1$ )
```

where,

$rs_1$	base register
$rs_2$	source register
<i>offset</i>	12-bit integer value

#### Description

The SW is a store type instruction which stores 32-bit values from the low bits of register  $rs_2$  to memory. The word from the register  $rs_2$  is copied to memory. The address to which the word will be stored to in the memory, is calculated at run time by adding an **offset** to a base register.

#### Usage

```
sw x1, 0(x5) # mem[x5 + offset] ← x1
```

Store the 32-bit value in x1 register to location pointed to by x5.

## 2.1.2 Pseudo Instructions

RISC-V provides several pseudo-instructions which are simple to understand, easy to use and translate or expand to their base instructions.

Pseudo instructions supported by RISC-V have the format shown as follows.

```
OpCode destination_register, source_register
```

Where content of the source register is copied into the destination register, and is read as,

```
destination_register ← source_register
```

### 2.1.2.1 MV

Move (MV) instruction to copy contents of one register to another.

#### Syntax

```
mv rd, rs1
```

#### Translation

```
addi rd, rs1, 0
```

where,

$rs_1$	source register 1
rd	destination register

#### Usage

```
mv x6, x5      # x6 ← x5
```

#### Description

Move (MV) instruction is a simple “Copy Register”, assembler pseudo-instruction which copies the contents of one register to another register. This assembler pseudo-instruction translates to add immediate ADDI instruction.

This instruction translates to `addi x6, x5, 0`. Assuming x5 has a value 3 and x6 is initialized to 0, after move instruction, x6 will have the value 3.

### 2.1.2.2 NEG

Negate (NEG) instruction computes two's complement of a value.

#### Syntax

```
neg rd, rs1
```

#### Translation

```
sub rd, x0, rs1
```

where,

$rs_1$	source register 1
$rd$	destination register

#### Description

NEG instruction arithmetically negates the contents of  $rs_1$  and places the result in register  $rd$ . This instruction translates to instruction **Subtraction** (SUB) where the contents of  $rs_1$  is subtracted from zero.

#### Usage

```
neg x6, x5      # x6 ← -x5
```

Assuming  $x_5$  is initialized to 1, negating  $x_5$  results in -1 which is stored in  $x_6$ . As this instruction translates to instruction **SUB**, the negation is computed as,  $x_6 = 0 - x_5$ .

#### Exception

Overflow can only occur when the most negative value is negated. Overflow is ignored.



### 2.1.2.3 NEGW

Negate Word (NEGW) instruction computes the two's complement of a 32-bit value.

#### Syntax

```
negw rd, rs1
```

#### Translation

```
subw rd, x0, rs1
```

where,

<i>rs<sub>1</sub></i>	source register 1
<i>rd</i>	destination register

#### Description

Similar to instruction NEG, the NEGW is used to negate a 32-bit number stored in *rs<sub>1</sub>* with the result being stored in register *rd*. NEGW translates to SUBW where the 32-bit number in *rs<sub>1</sub>* is subtracted from zero.

#### Usage

```
negw x6, x5      # x6 ← -x5
```

Assuming register x5 is initialized to the value 168496141, negating x5 results in -168496141 which is stored in x6. As this instruction translates to SUBW, the negation is computed as,  $x6 = 0 - x5$ .

### 2.1.2.4 SEXT.W

Sign Extend Word (SEXT.W) instruction sign extends a 32-bit value to 64-bits or 128-bits.

#### Syntax

```
sext.w rd, rs1
```

#### Translation

```
addiw rd, rs1, x0
```

where,

<i>rs<sub>1</sub></i>	source register 1
<i>rd</i>	destination register

#### Description

SEXT.W is an assembler pseudo-instruction which is available only for 64-bit and 128-bit machines. This instruction sign extends the lower 32 bits of value in *rs<sub>1</sub>* to 64 or 128 bits with the result being placed in the register *rd*. SEXT.W is useful when a 32-bit signed value must be extended to a larger value on 64-bit or 128-bit machine.

#### Usage

```
sext.w x6, x5      # x6 ← x5
```

Assuming register x5 is loaded with value 0xfda961a6e88e974d, SEXT.W sign extends this value to 0xffffffe88e974d, and is stored in x6. As this instruction translates to ADDIW, the sign extension translates to, x6 = x5+0

### 2.1.2.5 SEQZ

Set If Equal to Zero (SEQZ) instruction provides an indication if a register's content is zero.

#### Syntax

```
seqz rd, rs1
```

#### Translation

```
sltiu rd, rs1, 1
```

where,

<i>rs1</i>	source register 1
<i>rd</i>	destination register

#### Description

RISC-V provides a simple pseudo-assembler instruction, **SEQZ**, to check if the contents of the register *rs1*, is zero or not. Indication is provided by a single bit value 0 if the register content is not 0 or value 1, if the register content is zero. **SEQZ** performs an unsigned comparison against 1. Since the comparison is unsigned, the only value less than 1 is 0. Hence if the comparison holds true, register *rs1* must contain 0.

#### Usage

```
seqz x6, x5      # x6 ← (x5 = 0) ? 1:0
                 # x6 = 1
```

Assuming register x5 contains 0, **SEQZ** instruction writes value 1 into register x6.

### 2.1.2.6 SNEZ

Set If Not Equal to Zero (SNEZ) instruction provides an indication if a register contains non-zero value.

#### Syntax

```
snez rd, rs1
```

#### Translation

```
sltu rd, x0, rs1
```

where,

<i>rs1</i>	source register 1
<i>rd</i>	destination register

#### Description

SNEZ is a pseudo-assembler instruction that is used to check if the contents of a *rs1*, is a non-zero value. This instruction sets value of register *rd* to 1 if the *rs1* is a non-zero value or sets *rd* to 0 otherwise. This instruction is implemented with an unsigned comparison against 0 using its base instruction SLTU. Since it is an unsigned comparison, the only value less than 0 is 0 itself. Therefore, if the less-than condition holds, the value in *rs1* must not be 0.

#### Usage

```
snez x6, x5      # x6 ← (x5 ≠ 0) ? 1:0
                 # x5 = 9
                 # x6 = x0 < x5 = 0 < 9 = 1
                 # x6 = 1
```

Assuming *rs1* (*x5*) is initialized to value 5, since this is greater than 0 value 1 is written into *rd* (*x6*).

### 2.1.2.7 SLTZ

Set If Less Than Zero (SLTZ) is a signed instruction which examines if a register's content is less than zero and indicates accordingly.

#### Syntax

```
sltz rd, rs1
```

#### Translation

```
slt rd, rs1, x0
```

where,

<i>rs1</i>	source register 1
<i>rd</i>	destination register

#### Description

SLTZ is a signed pseudo-assembler instruction which translates to SLT, examines if the value in register *rs1* is less than zero. If register value found to be less than zero, a value 1 is stored in register *rd*. Otherwise the value 0 is stored.

#### Usage

```
sltz x6, x5      # x6 ← (x5 < 0) ? 1:0
                 # x5 = -2
                 # x6 = x5 < 0 = -2 < 0 = 1
                 # x6 = 1
```

Assuming *rs1* (x5) is initialized with the value -2. Since the value -2 is less than 0, *rd* (x6) is entered with a value 1.

### 2.1.2.8 SGTZ

Set If Greater Than Zero (SGTZ) instruction examines if a register contains a value is greater than zero and indicates it accordingly.

#### Syntax

```
sgtz rd, rs1
```

#### Syntax

```
slt rd, x0, rs1
```

where,

<i>rs1</i>	source register 1
<i>rd</i>	destination register

#### Description

SGTZ is a signed pseudo-assembler instruction which examines if the value in register *rs1* is greater than zero. If found true, value 1 is stored to register (*rd*) or value 0 is stored otherwise.

#### Usage

```
sgtz x6, x5      # x6 ← (x5 > 0) ? 1:0
                 # x5 = 9
                 # x6 = x0 < x5 = 0 < 9 = 1
                 # x6 = 1
```

Assume *rs1* (x5) is initialized to 9, since this is greater than 0. Value 1 will be stored in *rd* (x6).

## 2.1.3 Immediate instructions

### 2.1.3.1 LUI

The Load Upper Immediate (LUI) instruction, copies the 20-bit immediate value to the upper 20 bits of the destination register (*rd*) and resets the lower 12 bits to zero.

#### Syntax

```
lui rd, imm
```

where,

<i>rd</i>	destination register
<i>imm</i>	immediate Data

#### Description

The LUI instruction, copies the immediate value to the upper 20 bits of the destination register (*rd*). The lower 12 bits of the destination register is reset to zero. This instruction is usually used, when a register needs to be populated with a large value. The immediate value can be represented in hexadecimal or decimal format. In a RV64 systems, the most significant bit is sign extended to fill the most significant 32 bits (bits 63 - 32) 2.1.3.1. The destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

#### Usage

```

                                # imm = 0x11000
lui x5, 0x11000                 # x5 ← 0x11000

```

Assuming *x5* was zero before this instruction. *x5* will have a value 0x11000000, after executing above instruction.

```

                                # imm = 0x80011
lui x5, 0x80011                 # x5 ← 0x80011

```

Assuming *x5* was zero before this instruction. In RV64 systems, *x5* will have a value 0xffffffff80011000, after executing above instruction. This example, further demonstrates that least 12 bits are always reset to zero.

#### Exceptions

*imm* can have maximum of  $2^{20-1}$ .

### 2.1.3.2 AUIPC

Add Upper Immediate to PC (AUIPC) adds the 20-bit immediate value to the upper 20 bits of the program counter (*pc*) and stores the result in the destination register (*rd*).

#### Syntax

```
auipc rd, imm
```

where,

<i>rd</i>	destination register
<i>imm</i>	immediate value

#### Description

AUIPC is used to build pc-relative addresses. AUIPC forms a 32-bit temporary offset, by adding the 20-bit immediate value to the upper 20 bits of temporary offset, filling in the lower 12 bits with zeros. The temporary offset is added to the *pc*, to form the pc-relative address. The result is placed in the destination register (*rd*). In a 64 bit architecture, the temporary offset is sign extended and added to *pc*. The destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

#### Usage

Assuming *pc* is at 0x800000ff.

```
auipc x5, 0x00110      # imm = 0x00110
                       # x5 ← 0x00110000 + 0x800000ff
```

*x5* will have 0x801100ff.

Another example needed, which demonstrates that least 12 bits are unaffected is needed.

#### Exceptions

*imm* can have maximum of  $2^{20-1}$ .



## 2.2 RV 64I

### 2.2.1 Immediate instructions

#### 2.2.1.1 LWU

The Load Word Unsigned (LWU) instruction does the fetching of 32-bit value from memory and loads into the destination register ( $rd$ ).

#### Syntax

```
lwu rd, offset( $rs_1$ )
```

#### Description

A 32-bit value is fetched from memory and moved into destination register, the memory address is formed by adding the offset to the contents of ( $rs_1$ ). 32-bit registers machine don't require either signextension or zeroextension is necessary for value that is already 32 bits wide, therefore the "signed load" instruction LW does the same thing as the "unsigned load" instruction LWU, making LWU redundant. This instruction is available only for 64-bit and 128-bit machines.

#### Usage

```
lwu x4,1352(x9)      # x4 ← valueAt[x9+1352]
```

### 2.2.1.2 LD

The Load Double word (LD) instruction does the fetching of 64-bit value from memory and loads into the destination register (*rd*).

#### Syntax

```
ld rd, offset(rs1)
```

#### Description

A 64-bit value is fetched from memory and loaded into destination register, the memory address is formed by adding the offset to the contents of (*rs*<sub>1</sub>). This instruction is available only for 64-bit and 128-bit machines.

#### Usage

```
ld x4, 1352(x9)      # x4 ← valueAt[x9+1352]
```

### 2.2.1.3 SD

The **Store Double word (SD)** instruction does the copying of 64-bit value from register ( $rs_2$ ) and loads into the memory( $rs_1$ ).

#### Syntax

```
sd  $rs_2$ , offset( $rs_1$ )
```

#### Description

A 64-bit value is copied from register ( $rs_2$ ) and loaded into memory. The memory address is formed by adding the offset to the contents of ( $rs_1$ ). For a 128-bit machine the upper bits of the register are ignored. This instruction is available only for 64-bit and 128-bit machines.

#### Usage

```
sd x4, 1352(x9)      # mem[x9+1352] → x4
```

### 2.2.1.4 LI

The `Load Immediate` (LI) loads a register (*rd*) with a constant value that is immediately available (without going to memory).

#### Syntax

```
li rd, CONSTANT
```

#### Description

The LI instruction loads a register (*rd*) with an integer value. With this instruction both positive and negative values can be loaded into the register.

#### Usage

```
li x5,100      # x5 ← 100  
li x5,-170     # x5 ← -170
```

#### Exceptions

### 2.2.1.5 LA

The Load Address (LA) loads the location address of the specified SYMBOL.

#### Syntax

```
la rd, SYMBOL
```

#### Description

The LA directive is an assembler pseudo-instruction which computes a pointer-sized effective address of the SYMBOL, but does not perform any memory access. The effective address itself is then stored in register *rd*. Depending on the addressing mode, the instruction expands to

```
lui t0, SYMBOL[31:12]
addi t0, t0, SYMBOL[11:0]
```

where SYMBOL[31:12] is the high bits of SYMBOL, and SYMBOL[11:0] is the low bits of SYMBOL.

#### Usage

```
.data
NumElements: .byte 6
.text
la x5, NumElements      # x5 ← addr[NumElements]
                        # NumElements = 10010074 (for example)
                        # x5 = 10010074
```

As an example, 'NumElements' SYMBOL has a location address '10010074'. When LA is given, this address, '10010074' is loaded into register x5.



# Bitwise Instructions

## 3.1 RV 32I

### 3.1.1 Register to Register Instructions

#### 3.1.1.1 SLL

**Shift Logical Left (SLL)** performs logical left on the value in register ( $rs_1$ ) by the shift amount held in the register ( $rs_2$ ) and stores in ( $rd$ ) register.

#### Syntax

```
sll rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

#### Description

A SLL of one position moves each bit to the left by one. The low-order bit (the right-most bit) is replaced by a zero bit and the high-order bit (the left-most bit) is discarded. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

**Usage**

```

li x5, 4           # x5 ← 2
li x3, 2           # x3 ← 2
sll x1, x5, x3    # x1 ← x5 << x3

```

*x1* will have a value 16.

**3.1.1.2 SRL**

**Shift Logically Right (SRL)** performs logical Right on the value in register (*rs<sub>1</sub>*) by the shift amount held in the register (*rs<sub>2</sub>*) and stores in (*rd*) register.

**Syntax**

```
srl rd, rs1, rs2
```

where,

<i>rd</i>	destination register
<i>rs<sub>1</sub></i>	source register 1
<i>rs<sub>2</sub></i>	source register2

**Description**

A SRL of one position moves each bit to the Right by one. The high-order bit (the left-most bit) is replaced by a zero bit and the low-order bit (the Right-most bit) is discarded. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

**Usage**

```

li x5, 4           # x5 ← 4
li x3, 2           # x3 ← 2
srl x1, x5, x3    # x1 ← x5 >> x3

```

*x1* will have a value 1.

**3.1.1.3 SRA**

**Shift Right Arithmetic (SRA)** performs right shift on the value in register (*rs<sub>1</sub>*) by the shift amount held in the register (*rs<sub>2</sub>*) and stores in (*rd*) register.

**Syntax**

```
sra rd, rs1, rs2
```

where,

<i>rd</i>	destination register
<i>rs<sub>1</sub></i>	source register 1
<i>rs<sub>2</sub></i>	source register 2



## Description

**SRA** directive performs an arithmetic shift right by 0 to 32 places. The vacated bits at the most significant end are filled with zeros if the original value (the source operand) was positive. The vacated bits are filled with ones if the original value was negative. This is known as “sign extending” because the most significant bit of the original value is the sign bit for 2’s complement numbers, i.e. 0 for positive and 1 for negative numbers. Arithmetic shifting therefore preserves the sign of numbers.

The source and destination registers can be any of the 31 base registers. The `x0` register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

## Usage

```
li x5, 4           # x5 ← 4
li x3, 2           # x3 ← 2
sra x1, x5, x3     # x1 ← x5 >> x3
```

`x1` will have a value 1.

### 3.1.1.4 OR

**OR** directive performs bit-wise logical OR operation between contents of register (`rs1`) and contents of register (`rs2`) and stores in (`rd`) register.

## Syntax

```
or rd, rs1, rs2
```

where,

<code>rd</code>	destination register
<code>rs<sub>1</sub></code>	source register 1
<code>rs<sub>2</sub></code>	source register 2

## Description

A **bit-wise OR** is a binary operation that takes two bit patterns of equal length and performs the logical inclusive OR operation on each pair of corresponding bits.

The source and destination registers can be any of the 31 base registers. The `x0` register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

## Usage

```
li x5, 0x0100     # x5 ← 0x0100
li x3, 0x0010     # x3 ← 0x0010
or x1, x5, x3     # x1 ← x5|x3
```

`x1` will have a value 0x0110.

### 3.1.1.5 XOR

XOR performs bit-wise binary Exclusive-OR operation between register ( $rs_1$ ) and register ( $rs_2$ ) and stores in ( $rd$ ) register.

#### Syntax

```
xor rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

#### Description

A bit-wise XOR is a binary operation that takes two bit patterns of equal length and performs the logical inclusive XOR operation on each pair of corresponding bits.

The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

#### Usage

```
li x5, 0x0100      # x5 ← 0x0100
li x3, 0x0010      # x3 ← 0x0010
xor x1, x5, x3     # x1 ← x5|x3
```

$x1$  will have a value 0x0110.

### 3.1.1.6 NOT

Bit-wise Invert (NOT) instruction is a bit-wise operation which performs one's complement arithmetic.

#### Syntax

```
not rd, rs1
```

#### Translation

```
xori rd, rs1, -1 # [-1 = 0xFFFFFFFF]
```

where,

<i>rs1</i>	source register 1
<i>rd</i>	destination register

#### Description

The NOT instruction is a bit-wise operation which translates to exclusive OR operation XORI, and implies one's complement of a number. Contents of register *rs1* is flipped and the result is loaded into the specified destination register (*rd*).

#### Usage

```
not x6, x5      # x6 ← x5
                # x5 = 1
                # not(x5) = not(1) = -2
                # x6 = -2
```

Assuming register *rs1* (x5) is initialized to value 1, on applying the NOT instruction on *rs1*, 1 will be xored (since XORI is the base instruction for XORI) with -1 which will the value -2 that will be stored in *rd* (x6). Now let's assume register *rs1* (x5) is initialized to value -1, on applying NOT to it results in a value 0, which will be stored into *rd* (x6).

### 3.1.1.7 SLT

**Set Less Than (SLT)** perform the signed and unsigned comparison between ( $rs_1$ ) and ( $rs_2$ ) and stores the result in ( $rd$ ).

#### Syntax

```
slt rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

#### Description

SLT perform signed and unsigned compares respectively, writing 1 to rd if  $rs_1 < rs_2$ , 0 otherwise. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

#### Usage

```
li x5, 3           # x5 ← 3
li x3, 5           # x3 ← 5
slt x1, x5, x3     # x1 ← x5 < x3
```

$x1$  will have a value 1.

### 3.1.1.8 SLTU

Set Less Than Unsigned (SLTU) perform the signed and unsigned comparison between ( $rs_1$ ) and ( $rs_2$ ) and stores the result in ( $rd$ ).

#### Syntax

```
sltu rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

#### Description

SLTU sets  $rd$  to 1 if  $rs_2$  is not equal to zero, otherwise sets  $rd$  to zero. SLTU perform signed and unsigned compares respectively, writing 1 to  $rd$  if  $rs_1|rs_2$ , 0 otherwise.

The source and destination registers can be any of the 31 base registers. The  $x0$  register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

#### Usage

```
li x5, 3           # x5 ← 3
li x3, 5           # x3 ← 5
slt x1, x5, x3    # x1 ← x5 < x3
```

$x1$  will have a value 1.

### 3.1.2 Immediate instructions

#### 3.1.2.1 SLLI

Shift Logically Left Immediate (SLLI) performs logical left on the value in register ( $rs_1$ ) by the shift amount held in the register ( $imm$ ) and stores in ( $rd$ ) register.

##### Syntax

```
slli rd, rs1, imm
```

where,

$rd$	destination register
$rs_1$	source register 1
$imm$	immediate data

##### Description

A SLLI of one position moves each bit to the left by one. The low-order bit (the right-most bit) is replaced by a zero bit and the high-order bit (the left-most bit) is discarded. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

##### Usage

```
slli x1, x1, 1 # x1 ← x1<<1
```

#### 3.1.2.2 SRLI

Shift Logically Right Immediate (SRLI) performs logical Right on the value in register ( $rs_1$ ) by the shift amount held in the register ( $imm$ ) and stores in ( $rd$ ) register.

##### Syntax

```
srlrli rd, rs1, imm
```

where,

$rd$	destination register
$rs_1$	source register 1
$imm$	immediate data

##### Description

A Shift Right Logical Immediate (SRLI) of one position moves each bit to the Right by one. The most significant bit is replaced by a zero bit and the least significant bit is discarded.

The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

##### Usage

```
srlrli x1, x1, 1 # x1 ← x1>>1
```

### 3.1.2.3 SRAI

Shift Right Arithmetic Immediate (SRAI) performs right shift on the value in register ( $rs_1$ ) by the shift amount held in the ( $imm$ ) and stores in ( $rd$ ) register.

#### Syntax

```
srai rd, rs1, imm
```

where,

$rd$	destination register
$rs_1$	source register 1
$imm$	Immediate data

#### Description

SRAI is an arithmetic shift right by 0 to 32 places. The vacated bits at the most significant end are filled with zeros if the original value (the source operand) was positive. The vacated bits are filled with ones if the original value was negative. This is known as “sign extending” because the most significant bit of the original value is the sign bit for 2’s complement numbers, i.e. 0 for positive and 1 for negative numbers. Arithmetic shifting therefore preserves the sign of numbers.

The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

#### Usage

```
srai x1, x1, 1      # x1 ← x1>>1
```

### 3.1.2.4 ANDI

**AND Immediate (ANDI)** performs binary operation between contents of register ( $rs_1$ ) and immediate data ( $imm$ ) and stores in ( $rd$ ) register.

#### Syntax

```
andi rd, rs1, imm
```

where,

$rd$	destination register
$rs_1$	source register 1
$imm$	immediate data

#### Description

A **Bitwise ANDI** is a binary operation that takes two bit patterns of equal length and performs the logical inclusive ANDI operation on each pair of corresponding bits.

The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

#### Usage

```
andi x5, x5, 4      # x5 ← x5&4
```



### 3.1.2.5 ORI

OR Immediate (ORI) performs binary operation between register ( $rs_1$ ) and Immediate data ( $imm$ ) and stores in ( $rd$ ) register.

#### Syntax

```
ori rd, rs1, imm
```

where,

$rd$	destination register
$rs_1$	source register 1
$imm$	Immediate data

#### Description

A bitwise ORI is a binary operation that takes two bit patterns of equal length and performs the logical inclusive OR operation on each pair of corresponding bits.

The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

#### Usage

```
li x5, 0x0100          # x5 ← 0x0100
ori x1, x5, 0x0010     # x1 ← x5|2
```

$x1$  will have a value 0x0110.

#### Exceptions

### 3.1.2.6 XORI

Exclusive-OR Immediate (XORI) performs bit-wise binary operation between register contents ( $rs_1$ ) and Immediate data ( $imm$ ) and stores in ( $rd$ ) register.

#### Syntax

```
xori rd, rs1, imm
```

where,

$rd$	destination register
$rs_1$	source register 1
$imm$	Immediate data

#### Description

A bitwise XORI is a binary operation that takes two bit patterns of equal length and performs logical inclusive XOR operation on each pair of corresponding bits.

The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

#### Usage

```
xori x5, x5, 0b100000      # x5 ← x5|0b100000
```

### 3.1.2.7 SLTI

**Set Less than Immediate (SLTI)** compares contents of register ( $rs_1$ ) and Immediate data ( $imm$ ) and sets value in ( $rd$ ) register.

#### Syntax

```
slti rd, rs1, imm
```

where,

$rd$	destination register
$rs_1$	source register 1
$imm$	Immediate data

#### Description

A SLTI is a signed comparison between contents of the specified registers. If the value in register is less than the immediate value, value 1 is stored in destination register, otherwise, value 0 is stored in the destination register.

The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

#### Usage

```
slti x5, x1, 2      #  $x5 \leftarrow x1 < 2$ 
```

### 3.1.2.8 SLTIU

**Set Less Than Immediate Unsigned (SLTIU)** does comparison between register contents ( $rs_1$ ) and Immediate data ( $imm$ ) and sets value in ( $rd$ ) register.

#### Syntax

```
sltiu rd, rs1, imm
```

where,

$rd$	destination register
$rs_1$	source register 1
$imm$	Immediate data

#### Description

A SLTIU is a comparison to the contents of register using unsigned comparison. If the value in register is less than the immediate value, the value 1 is stored in destination Register, otherwise, the value 0 is stored in destination register.

The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

#### Usage

```
slti x5, x1, 2      #  $x5 \leftarrow x1 < 2$ 
```

## 3.2 RV 64I

### 3.2.1 Register to Register Instructions

#### 3.2.1.1 SLLW

Shift Left Logical Word (SLLW) performs logical left on the value in register ( $rs_1$ ) by the shift amount held in the register ( $rs_2$ ) and stores in ( $rd$ ) register.

#### Syntax

```
sllw rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

#### Description

A SLLW of one position moves each bit to the left by one. The low-order bit (the right-most bit) is replaced by a zero bit and the high-order bit (the left-most bit) is discarded. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 64 bits of result is written to the destination register.

#### Usage

```
li x3,5           # x3 ← 5
li x1,3           # x1 ← 3
sllw x1, x1, x3   # x1 ← x1<<x3
```

### 3.2.1.2 SRLW

Shift Right Logically Word (SRLW) performs logical right on the value in register ( $rs_1$ ) by the shift amount held in the register ( $rs_2$ ) and stores in ( $rd$ ) register.

#### Syntax

```
srlw rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

#### Description

A SRLW of one position moves each bit to the Right by one. The High-order bit (the left-most bit) is replaced by a zero bit and the low-order bit (the Right-most bit) is discarded. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 32 bits of result is written to the destination register.

#### Usage

```
li x1, 3           # x1 ← 3
li x3, 5           # x1 ← 5
srlw x1, x1, x3    # x1 ← x1>>x3
```

### 3.2.1.3 SRAW

Shift Right Arithmetic Word (SRAW) performs Arithmetic right on the value in register ( $rs_1$ ) by the shift amount held in the register ( $rs_2$ ) and stores in ( $rd$ ) register.

#### Syntax

```
sraw rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

#### Description

SRAW is an arithmetic shift right arithmetic by 0 to 64 places. The vacated bits at the most significant end are filled with zeros if the original value (the source operand) was positive. The vacated bits are filled with ones if the original value was negative. This is known as “sign extending” because the most significant bit of the original value is the sign bit for 2’s complement numbers, i.e. 0 for positive and 1 for negative numbers. Arithmetic shifting therefore preserves the sign of numbers. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 64 bits of result is written to the destination register.

#### Usage

```
li x1, 3           # x1 ← 3
li x3, 5           # x1 ← 5
sraw x1, x1, x3    # x1 ← x1>>x3
```

## 3.2.2 Immediate instructions

### 3.2.2.1 SRLIW

Shift Right Logical Immediate Word (SRLIW) performs Logical right on the value in register ( $rs_1$ ) by the shift amount held in the immediate data ( $imm$ ) and stores in ( $rd$ ) register.

#### Syntax

```
srlw rd, rs1, imm
```

where,

$rd$	destination register
$rs_1$	source register 1
$imm$	immediate data

#### Description

A SRLIW does one position move of each bit to the left by one. The low-order bit (the right-most bit) is replaced by a zero bit and the high-order bit (the left-most bit) is discarded. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 64 bits of result is written to the destination register.

#### Usage

```
li x3,5           # x3 ← 5
li x1,3           # x1 ← 3
srlw x1, x1, x3   # x1 ← x1>>x3
```



### 3.2.2.2 SRAIW

Shift Right Arithmetic Immediate Word (SRAIW) performs Arithmetic right on the value in register ( $rs_1$ ) by the shift amount held in the Immediate ( $imm$ ) and is stored in ( $rd$ ) register.

#### Syntax

```
sraiw rd, rs1, imm
```

where,

$rd$	destination register
$rs_1$	source register 1
$imm$	immediate data

#### Description

SRAIW is an arithmetic shift right by 0 to 64 places. The vacated bits at the most significant end are filled with zeros if the original value (the source operand) was positive. The vacated bits are filled with ones if the original value was negative. This is known as "sign extending" because the most significant bit of the original value is the sign bit for 2's complement numbers, i.e. 0 for positive and 1 for negative numbers. Arithmetic shifting therefore preserves the sign of numbers. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. 64 bits of result is written to the destination register.

#### Usage

```
li x1, 3           # x1 ← 3
sraiw x1, x1, x3  # x1 ← x1>>x3
```



# Arithmetic Instructions

## 4.1 RV 32I

### 4.1.1 Register to Register instructions

#### 4.1.1.1 ADD

Addition (ADD) adds the contents of two registers and stores the result in another register.

#### Syntax

```
add rd, rs1, rs2
```

where,

<i>rd</i>	destination register
<i>rs<sub>1</sub></i>	source register 1
<i>rs<sub>2</sub></i>	source register 2

#### Description

The ADD instruction adds content of the two registers *rs<sub>1</sub>* and *rs<sub>2</sub>* and stores the resulting value in *rd* register. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. Overflows are ignored and the lower 32 bits of result is written to the destination register.

**Usage**

```
li x2, 3          # x2 ← 3
li x3, 4          # x3 ← 4
add x1, x2, x3    # x1 ← x2 + x3
                 # x1 = 7
```

Assuming  $rs_1$  ( $x_2$ ) and  $rs_2$  ( $x_3$ ) contain values 3 and 4 respectively, an addition operation on them will result in value 7 which will be stored in  $rd$  ( $x_1$ ).  $x_1$  will have a value 7.

**Exceptions** none

### 4.1.1.2 SUB

Subtraction (SUB) subtracts contents of one register from another and stores the result in another register.

#### Syntax

```
sub rd, rs1, rs2
```

where,

<i>rd</i>	destination register
<i>rs1</i>	source register 1
<i>rs2</i>	source register 2

#### Description

The SUB instruction subtracts content of the source register *rs2* from *rs1* and stores the value in the register *rd*. Overflows are ignored and the lower XLEN bits of the result is written to *rd*. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. The overflows as well as borrow are ignored and the lower 32 bits of result is written to the destination register.

#### Usage

```
li x2, 4           # x2 ← 4
li x3, 3           # x3 ← 3
sub x1, x2, x3     # x1 ← x2 - x3
                  # x1 = 1
```

*x1* will have a value 1.

#### Exceptions

none

### 4.1.1.3 MUL

Multiplication (MUL) performs multiplication on the value in source register ( $rs_1$ ) with the value in the source register ( $rs_2$ ) and stores in ( $rd$ ) register.

#### Syntax

```
mul rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

#### Description

MUL does the multiplication of operands in source registers and stores result in the destination register. Regardless of the size of the registers, the result of their multiplication will be twice as large, and therefore require two registers to contain. This instruction captures the lower-order half of the result and moves it into the destination register. There is no distinction between signed and unsigned the result is identical, overflow is ignored. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

#### Usage

```
mul x4, x9, x13    # x4 ← x9 * x13
```

#### 4.1.1.4 MULH

Multiply signed and return upper bits (MULH) performs multiplication on the signed numbers in source register ( $rs_1$ ) with the value in the source register ( $rs_2$ ) and stores in ( $rd$ ) register.

##### Syntax

```
mulh rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

##### Description

MULH does the multiplication of operands in source registers and most significant half of result is stored in the destination register. Both operands and result are interpreted as signed values. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

##### Usage

```
li x1,-80           # x1 ← -80
li x5,20            # x5 ← 20
mulh x5, x5, x1     # x5 ← High Bits [x5*x1]
```

#### 4.1.1.5 MULHU

Multiply Unsigned and return upper bits (MULHU) performs multiplication on the unsigned numbers in source register ( $rs_1$ ) with the value in the source register ( $rs_2$ ) and stores in ( $rd$ ) register.

##### Syntax

```
mulhu rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

##### Description

MULHU does the multiplication of operands in source registers and most significant half of result is stored in the destination register. Both operands and result are interpreted as signed values. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

##### Usage

```
li x1,-80           # x1 ← -80
li x5,20            # x5 ← 20
mulhu x5, x5, x1    # x5 ← High Bits [x5*x1]
```



#### 4.1.1.6 MULHSU

Multiply Signed-Unsigned and return upper bits (MULHSU)) performs multiplication on the unsigned-signed numbers in source register ( $rs_1$ ) with the value in the source register ( $rs_2$ ) and stores in ( $rd$ ) register.

##### Syntax

```
mulhsu rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

##### Description

MULHSU does the multiplication of operands in source registers and most significant half of result is stored in the destination register, one operand is interpreted as signed and one operand is interpreted as unsigned and the result is interpreted as a signed value. Both operands and result are interpreted as signed values. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

##### Usage

```
li x1,-80           # x1 ← -80
li x5,20           # x5 ← 20
mulhsu x5, x5, x1  # x5 ← High Bits[x5*x1]
```

#### 4.1.1.7 DIV

Division (DIV) performs division on the value in source register ( $rs_1$ ) with the value in the source register ( $rs_2$ ) and stores quotient in ( $rd$ ) register.

##### Syntax

```
div rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

##### Description

DIV does the division of operands in source registers and stores quotient in the destination register. Both operands and the result are signed values. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

##### Usage

```
li x9, -400          # x9 ← -400
li x13, 200         # x13 ← 200
div x4, x9, x13     # x4 ← x9/x13
```

#### 4.1.1.8 DIVU

Division Unsigned (DIVU) performs unsigned Division on the value in source register ( $rs_1$ ) with the value in the source register ( $rs_2$ ) and stores quotient in the destination register ( $rd$ ).

##### Syntax

```
divu rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

##### Description

DIVU does the division of unsigned operands in source registers and stores quotient in the destination register. Both operands and the result are unsigned values. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

##### Usage

```
li x9, 400           # x9 ← 400
li x13,200          # x13 ← 200
divu x4, x9, x13    # x4 ← x9/x13
```

#### 4.1.1.9 REM

Reminder (REM) performs division on the value in source register ( $rs_1$ ) with the value in the source register ( $rs_2$ ) and stores remainder in ( $rd$ ) register.

#### Syntax

```
rem rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

#### Description

REM does the division of operands in source registers and stores remainder in the destination register. Both operands and the result are signed values. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

#### Usage

```
li x9, 400           # x9 ← 400
li x13, 200          # x13 ← 200
rem x4, x9, x13      # x4 ← x9%x13
```

**NOTE:** sometimes programmer needs both quotient and remainder. In such cases it is recommended to perform DIV first and REM later.

## 4.1.2 Immediate Instructions

### 4.1.2.1 LI

Load Immediate (LI) load register  $r_d$  with a value that is immediately available

#### Syntax

```
li rd, imm
```

where,

$rd$	destination register
$imm$	Immediate data

#### Description

The LI instruction loads a positive or negative value that is immediately available, without going into memory. The value may be a 16-bit or a 32-bit integer.

#### Usage

```
li x5,24      # x5 ← 24
```

### 4.1.2.2 ADDI

Add Immediate (ADDI) adds content of the source registers  $rs_1$ , immediate data ( $imm$ ) and store the result in the destination register ( $rd$ ).

#### Syntax

```
addi rd, rs1, imm
```

where,

$rd$	destination register
$rs_1$	source register 1
$imm$	Immediate data

#### Description

The ADDI instruction adds content of a source register with an absolute value and stores the result in the destination register. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. Overflows are ignored and the lower 32 bits of result is written to the destination register.

#### Usage

```
li x2,24           # x2 ← 24
addi x1, x2,64    # x1 ← x2 + 64
```

$x1$  will have a value 88.

**Exceptions** none

## 4.2 RV 64I

### 4.2.1 Register to Register instructions

#### 4.2.1.1 ADDW

Add Word (ADDW) adds content of the source registers  $rs_1$ ,  $rs_2$  and store the result in the destination register ( $rd$ ).

#### Syntax

```
addw rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

#### Description

The ADDW instruction adds content of the two source registers and stores the value in the destination register. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. The overflows are ignored and the lower 64 bits of result is written to the destination register.

#### Usage

```
addw x4, x9, x13          #  $x4 \leftarrow x9 + x13$ 
```

**Exceptions** none

### 4.2.1.2 SUBW

Subtract Word (SUBW) subtracts content of the source registers ( $rs_1, rs_2$ ) and store the result in the destination register ( $rd$ ).

#### Syntax

```
subw rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

#### Description

The SUBW instruction subtracts content of the source register  $rs_2$  from  $rs_1$  and stores the value in the destination register ( $rd$ ). The overflows are ignored and the lower XLEN bits of the result is written to the destination register. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. The overflows as well as borrow are ignored and the lower 64 bits of result is written to the destination register.

#### Usage

```
li x2, 456           # x2 ← 456
li x3, 123           # x3 ← 123
subw x1, x2, x3      # x1 ← x2 - x3
```

$x1$  will have a value 333.

#### Exceptions

none



### 4.2.1.3 REMU

Reminder Unsigned (REMU) performs division on the value in source register ( $rs_1$ ) with the value in the source register ( $rs_2$ ) and stores remainder in ( $rd$ ) register.

#### Syntax

```
remu rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

#### Description

REMU does the division of operands in source registers and stores remainder in the destination register. Both operands and the result are unsigned values. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

#### Usage

```
li x9, 400           # x4 ← 400
li x13, 200          # x4 ← 200
remu x4, x9, x13     # x4 ← x9%x13
```

#### NOTE

sometimes programmer needs both quotient and remainder. In such cases it is recommended to perform DIV first and REM later.

#### 4.2.1.4 MULW

Multiplication Word (MULW) directive multiplies contents of register  $rs_1$  with that of register  $rs_2$  and stores result in register  $rd$ . Only the lower order 32-bits of the result are used, which is sign extended to the full length of the register.

##### Syntax

```
mulw rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

##### Description

MULW does the multiplication of operands in source registers and stores result in the destination register. Only the lower order 32-bits of the result are used the lower 32 bits are signed extended to the full length of the register. This instruction is used to properly emulate 32-bit multiplication on a 64-bit or 128-bit machine. Only the least-significant 32 bits of Reg1 and Reg2 can possibly affect the result. If you want the upper 32-bits of the full 64-bit result use the MUL instruction on a 64-bit machine. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

##### Usage

```
mulw x4, x9, x13      # x4 ← x9*x13
```

### 4.2.1.5 DIVW

Divide Word (DIVW) performs Division on the value in source register ( $rs_1$ ) with the value in the source register ( $rs_2$ ) and stores quotient in ( $rd$ ) register.

#### Syntax

```
divw rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

#### Description

DIVW does the division of operands in source registers and stores quotient in the destination register. Both operands and the result are signed values, only the low-order 32 bits of the operands are used and the 32-bit result is signed-extended to fill the destination register. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

#### Usage

```
li x9, 400           # x9 ← 400
li x13, 200          # x13 ← 200
divw x4, x9, x13     # x4 ← x9/x13
```

#### 4.2.1.6 DIVUW

Divide Unsigned Word (DIVUW) performs division on the value in source register ( $rs_1$ ) with the value in the source register ( $rs_2$ ) and stores quotient in ( $rd$ ) register.

##### Syntax

```
divuw rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

##### Description

DIVUW does the division of operands in source registers and stores quotient in the destination register. Both operands and the result are unsigned values, only the low-order 32 bits of the operands are used and the 32-bit result is signed-extended to fill the destination register. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

##### Usage

```
li x9, 400          # x9 ← 400
li x13, 200         # x13 ← 200
divuw x4, x9, x13  # x4 ← x9/x13
```

#### 4.2.1.7 REMW

Reminder Word (REM<sub>W</sub>) performs Division on the value in source register ( $rs_1$ ) with the value in the source register ( $rs_2$ ) and stores remainder in ( $rd$ ) register.

##### Syntax

```
remw rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

##### Description

REM<sub>W</sub> does the division of operands in source registers and stores remainder in the destination register. Both operands and the result are signed values. Only the low-order 32 bits of the operands are used and the 32-bit result is signed-extended to fill the destination register. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

##### Usage

```
li x9, 400           # x9 ← 400
li x13, 200          # x13 ← 200
remw x4, x9, x13     # x4 ← x9%x13
```

##### NOTE

sometimes programmer needs both quotient and remainder. In such cases it is recommended to perform DIV first and REM later.

#### 4.2.1.8 REMUW

Reminder Unsigned Word (REMUW) performs Division on the value in source register ( $rs_1$ ) with the value in the source register ( $rs_2$ ) and stores remainder in ( $rd$ ) register.

##### Syntax

```
remuw rd, rs1, rs2
```

where,

$rd$	destination register
$rs_1$	source register 1
$rs_2$	source register 2

##### Description

REMUW does the division of operands in source registers and stores remainder in the destination register. Both operands and the result are unsigned values. Only the low-order 32 bits of the operands are used and the 32-bit result is signed-extended to fill the destination register. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register.

##### Usage

```
li x9, 400           # x9 ← 400
li x13, 200          # x13 ← 200
remuw x4, x9, x13    # x4 ← x9%x13
```

##### NOTE:

sometimes programmer needs both quotient and remainder. In such cases it is recommended to perform DIV first and REM later.

## 4.2.2 Immediate Instructions

### 4.2.2.1 ADDIW

Add Immediate Word (ADDIW) adds content of the source registers  $rs_1$ ,  $imm$  and store the result in the destination register ( $rd$ ).

#### Syntax

```
addiw rd, rs1, imm
```

where,

$rd$	destination register
$rs_1$	source register 1
$imm$	Immediate data

#### Description

The ADDIW instruction adds content of the two source registers and stores the value in the destination register. This instruction is only present in 64-bit and 128-bit machines. The operation is performed using 32-bit arithmetic. The result is then truncated to 32-bits, signed-extended to 64 or 128-bits and placed in destination register. The source and destination registers can be any of the 31 base registers. The x0 register can be used as a source register only, but not as a destination register. The overflows are ignored and the lower 64 bits of result is written to the destination register.

#### Usage

```
li x9,456           # x9 ← 456
addiw x4, x9,123    # x4 ← x9 + 123
```

#### Exceptions

none





# Control Transfer Instructions

## 5.1 Branch Instructions

### 5.1.0.1 BEQ

Branch If Equal (BEQ) the contents of source register  $rs_1$  is compared with source register  $rs_2$ , if found equal, the control is transferred to the specified label.

#### Syntax

```
beq  $rs_1$ ,  $rs_2$ , label
```

where,

$rs_1$	source register 1
$rs_2$	source register 2
$label$	

#### Description

The BEQ instruction compares contents of ( $rs_1$ ) is compared to the contents of ( $rs_2$ ). If equal, control jumps. The target address is given as a PC-relative offset. More precisely, the offset is sign-extended, multiplied by 2, and added to the value of the PC. The value of the PC used is the address of the instruction following the branch, not the branch itself. The offset is multiplied by 2, since all instructions must be half word aligned.

#### Usage

```
loop: addi x5, x1, 1      #  $x5 \leftarrow x1 + 1$   
      beq x0, x0, loop   #  $x0 = x0$  jump to loop
```

### 5.1.0.2 BNE

Branch If Not Equal (BNE) the contents of source register  $rs_1$ , is compared with source register  $rs_2$  if they are not equal control is transferred to the label as mentioned.

#### Syntax

`bne  $rs_1$ ,  $rs_2$ , label`

where,

$rs_1$	source register 1
$rs_2$	source register 2
$label$	

#### Description

The BNE instruction compares contents of ( $rs_1$ ) is compared to the contents of ( $rs_2$ ). If not equal, control jumps. The target address is given as a PC-relative offset.

#### Usage

<code>label: addi x4, x9,123</code>	# $x4 \leftarrow x9 + 123$
<code>bne x4, x9, label</code>	# $x4 \neq x9$ jump to label

### 5.1.0.3 BLT

Branch If Less Than (BLT) the contents of source register  $rs_1$ , is compared with contents of source register  $rs_2$ . If  $(rs_1)$  is less than  $(rs_2)$  control is transferred to the label as mentioned.

#### Syntax

```
blt  $rs_1$ ,  $rs_2$ , label
```

where,

$rs_1$	source register 1
$rs_2$	source register 2
$label$	

#### Description

The BLT instruction compares contents of  $(rs_1)$  is compared to the contents of  $(rs_2)$ . If  $(rs_1)$  contents is less than  $(rs_2)$ (signed comparison), control jumps. The target address is given as a PC-relative offset.

#### Usage

```
label: addi x4, x9, 123      #  $x4 \leftarrow x9 + 123$ 
blt x4, x9, label         #  $x4 < x9$  jump to label
```

#### 5.1.0.4 BLTU

Branch If Less Than Unsigned (BLTU) the contents of source register  $rs_1$ , is compared with contents of source register  $rs_2$  if ( $rs_1$ ) is less than ( $rs_2$ ) control is transferred to the label as mentioned.

#### Syntax

```
bltu  $rs_1$ ,  $rs_2$ , label
```

where,

$rs_1$	source register 1
$rs_2$	source register 2
<i>label</i>	

#### Description

The BLTU instruction compares contents of ( $rs_1$ ) is compared with the contents of ( $rs_2$ ). If ( $rs_1$ ) contents is less than ( $rs_2$ ), (unsigned comparison) control jumps. The target address is given as a PC-relative offset.

#### Usage

```
loop: addi x1, x0, 1      #  $x1 \leftarrow x0 + 1$ 
      addi x5, x0, 3      #  $x5 \leftarrow x0 + 3$ 
      bltu x1, x5, loop   #  $x1 < x5$  jump to loop
```

### 5.1.0.5 BGE

Branch If Greater Than or Equal, signed (BGE) the contents of source register  $rs_1$ , is compared with contents of source register  $rs_2$  if  $(rs_1)$  is greater than  $(rs_2)$  control is transferred to the label as mentioned.

#### Syntax

```
bge  $rs_1$ ,  $rs_2$ , label
```

where,

$rs_1$	source register 1
$rs_2$	source register 2
<i>label</i>	reference to a valid memory location

#### Description

The BGE instruction compares contents of  $(rs_1)$  with the contents of  $(rs_2)$ . If  $(rs_1)$  contents is greater than or equal to contents of  $(rs_2)$ , (signed comparison) control jumps to the specified location. The target address is given as a PC-relative offset.

#### Usage

```
label: addi x4, x9, 123      #  $x4 \leftarrow x9 + 123$ 
bge x4, x9, label         # if  $x4 \geq x9$  jump to label
```

### 5.1.0.6 BGEU

Branch If Greater Than or Equal, Unsigned (BGEU) the contents of source register  $rs_1$ , is compared with contents of source register  $rs_2$ . If  $rs_1$  is greater than or equal to  $rs_2$ , control is transferred to the label as mentioned.

#### Syntax

```
bgeu  $rs_1$ ,  $rs_2$ , label
```

where,

$rs_1$	source register 1
$rs_2$	source register 2
<i>label</i>	

#### Description

The BGEU instruction compares contents of ( $rs_1$ ) is compared with the contents of ( $rs_2$ ). If ( $rs_1$ ) contents is greater than ( $rs_2$ ), (unsigned comparison) control jumps. The target address is given as a PC-relative offset.

#### Usage

```
label: addi x4, x9,123           #  $x4 \leftarrow x9 + 123$ 
bgeu x4, x9, label            #  $x4 \geq x9$  jump to label
```

## 5.1.1 Pseudo Instructions

### 5.1.1.1 BEQZ

Branch if Equal to Zero (BEQZ) instruction jumps to a specified location in the program if the condition, equal to zero is met.

#### Syntax

```
beqz rs1, label
```

#### Translation

```
beq rs1, x0, label
```

where,

<i>rs1</i>	source register
<i>label</i>	Address to JUMP to

#### Description

The BEQZ translates to `beq rs1, x0, label`, as the expansion reveals, the (*rs1*) contents is compared with the zero register (*x0*) and the program counter branches to the specified label if the condition equal to zero is met.

#### Usage

```
li x6, 0                # x6 = 0
loop: li x5, x5, 100    # Example operation
beqz x6, loop          # x6 = 0 branch to loop
```

Assume *rs1* (*x6*) is initialized to 0 and there is an example operation within the specified label (loop). BEQZ on register *rs1* (*x6*) will shift the program counter to the specified label since the contents of *rs1* (*x6*) is indeed 0.

### 5.1.1.2 BNEZ

Branch if Not Equal to Zero (BNEZ) jumps to a specified location in the program if the condition, not equal to zero is met.

#### Syntax

```
bnez rs1, label
```

#### Translation

```
bne rs1, x0, label
```

where,

<i>rs</i> <sub>1</sub>	source register 1
<i>label</i>	Address to JUMP to

#### Description

The BNEZ instruction translates to BNE. As the translation reveals, the contents of *rs*<sub>1</sub> is compared with the zero register (*x0*) and branches to the specified label, if the condition that the contents of *rs*<sub>1</sub> register is not equal to zero, is met.

#### Usage

```
li x6, 50                # x6 = 50
loop: addi x5, x6, 100   # Example operation
bnez x6, loop           # x6 ≠ 0 jump to loop
```

Assume *rs*<sub>1</sub> (*x6*) is initialized to 50 and there is an example operation within the specified label (loop). BNEZ on register *rs*<sub>1</sub> (*x6*) will shift the program counter to the specified label since the contents of *rs*<sub>1</sub> (*x6*) is indeed not equal to 0.



### 5.1.1.3 BLEZ

Branch if Less Than or Equal to Zero (BLEZ) the program counter branches to the specified location if the condition, less than or equal to zero.

#### Syntax

```
blez  $rs_1$ , label
```

#### Translation

```
bge x0,  $rs_1$ , label
```

where,

$rs_1$	source register 1
<i>label</i>	Address to JUMP to

#### Description

The BLEZ expands to BGE. This instruction is a signed comparison instruction which shifts the program counter to the specified location if value in  $rs_1$  is less than or equal to 0.

#### Usage

<code>li x6, -50</code>	<code># x6 = -50</code>
<code>loop: addi x5, x6, 100</code>	<code># Example operation</code>
<code>blez x6, loop</code>	<code># <math>x6 \leq 0</math> jump to loop</code>

Assuming  $rs_1$  (x6) is initialized to -50, BLEZ, shifts the program counter to label (loop) since the condition that  $rs_1$  (x6) should to either less than or equal to 0, is met.

#### 5.1.1.4 BGEZ

Branch if greater than or equal to Zero (BGEZ) checks if register  $rs_1$  is greater than or equal to zero, if the condition is met, the program counter branches to the specified label.

##### Syntax

```
bgez  $rs_1$ , label
```

##### Translation

```
bge  $rs_1$ , x0, label
```

where,

$rs_1$	source register 1
<i>label</i>	Address to JUMP to

##### Description

The BGEZ expands to BGE. This instruction compares if contents of  $rs_1$  is greater than or equal to zero ( $x_0$ ). If the conditions are met, the program counter branches to the specified label.

##### Usage

```
li x6, 50                # x6 = 50
loop: addi x5, x6, 100    # Example operation
bgez x6, loop           #  $x_6 \geq 0$  jump to loop
```

Assuming that  $rs_1$  ( $x_6$ ) is initialized to a value 50, BGEZ instruction shifts the program counter to label (loop) since the condition,  $rs_1$  ( $x_6$ ) must be greater than or equal to 0, is satisfied.

### 5.1.1.5 BLTZ

Branch if Less Than Zero (BLTZ) shifts the program counter to a specified location if the value in a register is less than zero.

#### Syntax

```
bltz  $rs_1$ , label
```

#### Translation

```
blt  $rs_1$ , x0, label
```

where,

$rs_1$	source register 1
<i>label</i>	Address to JUMP to

#### Description

BLTZ is a signed comparison instruction with its base instruction being BLT. The value in  $rs_1$  is compared with x0 and shifts the program counter to the specified location in case its contents are less than 0.

#### Usage

<code>li x6, -20</code>	<code># x6 = -20</code>
<code>loop: addi x5, x6, 100</code>	<code># Example instruction</code>
<code>bltz x6, loop</code>	<code># x6 &lt; 0 jump to loop</code>

Assuming  $rs_1$  (x6) is initialized to -20, BLTZ shifts the program counter to label (loop) since the contents of  $rs_1$  (x6) is indeed less than 0. The program then executes the instructions within the label (loop).

### 5.1.1.6 BGTZ

Branch if Greater Than Zero (BGTZ) shifts the program counter to a specified location, if the contents of a register is found to be greater than zero.

#### Syntax

```
bgtz rs1, label
```

#### Syntax

```
blt x0, rs1, label
```

where,

<i>rs</i> <sub>1</sub>	source register 1
<i>label</i>	Address to JUMP to

#### Description

The BGTZ is a signed comparison instruction which translates to its base instruction BLT. If the contents of *rs*<sub>1</sub> is greater than x0, the program counter shifts and continues its execution with the instructions in the location specified.

#### Usage

```
li x6, 5                # x6 = 5
loop: addi x5, x6, 100  # Example instruction
bgtz x6, loop          # x6 > 0 jump to label
```

Assuming that *rs*<sub>1</sub> (x6) is initialized to value 5, the BGTZ instruction shifts the program counter to label (loop), since *rs*<sub>1</sub> (x6) is greater than 0. Program execution continues with what label (loop) contains.

### 5.1.1.7 BGT

Branch if Greater Than (BGT) instruction shifts the program counter to the specified location if the value in a register is greater than that of another.

#### Syntax

```
bgt rs1, rs2, label
```

#### Translation

```
blt rs2, rs1, label
```

where,

<i>rs</i> <sub>1</sub>	source register 1
<i>rs</i> <sub>2</sub>	source register 2
<i>label</i>	Address to JUMP to

#### Description

The BGT is a signed comparison instruction which translates to BLT. In this instruction, it is examined if the contents of *rs*<sub>2</sub> is less than the contents of register *rs*<sub>1</sub>. If the condition is satisfied, program counter branches to the location specified.

#### Usage

```
li x5, 30           # x5 = 30
li x6, -25         # x6 = -25
loop: addi x7, x6, 100 # Example instruction
bgt x5, x6, loop   # x6 < x5 jump to loop
```

Assuming *rs*<sub>1</sub> (x5) is initialized to 30 and *rs*<sub>2</sub> (x6) is initialized to -25. Since the condition *rs*<sub>2</sub> (x6) should be less than *rs*<sub>1</sub> (x5) to branch, is true (BGT translates to BLT), the program branches to label (loop) and continues execution

### 5.1.1.8 BLE

Branch if Less Than or Equal (BLE) instruction shifts the program counter to the specified location if the value in a register is less than or equal to that of another.

#### Syntax

```
ble rs1, rs2, label
```

#### Translation

```
bge rs2, rs1, label
```

where,

<i>rs1</i>	source register 1
<i>rs2</i>	source register 2
<i>label</i>	Address to JUMP to

#### Description

The BLE is a signed comparison instruction which examines if the contents of *rs1* is less than or equal to the contents of register *rs2*. If the condition is satisfied, program counter branches to the location specified.

#### Usage

```
li x5, -25           # x5 = -25
li x6, 30           # x6 = 30
loop: addi x7, x5, 100 # Example instruction
ble x5, x6, loop    # x5 ≤ x6 jump to loop
```

Assume *rs1* (x5) is initialized to -25 and *rs2* (x6) is initialized to 30, the program branches to the specified label (loop) since *rs1* (x5) is less than *rs2* (x6).

### 5.1.1.9 BGTU

Branch if Greater Than, Unsigned (BGTU) an unsigned comparison instruction to examine if contents of one register is greater than the other, according to which the program counter branches to the specified label.

#### Syntax

```
bgtu rs1, rs2, label
```

#### Translation

```
bltu rs2, rs1, label
```

where,

<i>rs1</i>	source register 1
<i>rs2</i>	source register 2
<i>label</i>	Address to JUMP to

#### Description

The BGTU is an unsigned comparison instruction which examines if the contents of *rs1* is greater than *rs2*. If the condition is satisfied, the program counter shifts to the specified location and continues executing instructions from there on.

#### Usage

```
li x6, 50           # x6 = 50
li x7, 10          # x7 = 10
loop: addi x5, x7, 100 # Example instruction

bgtu x6, x7, loop  # x6 > x7 Jump to loop
```

Assume *rs1* (x6) is initialized to 50 and *rs2* (x7) is initialized to 10. The program shifts to the specified label (loop) as *rs1* is greater than *rs2*.

### 5.1.1.10 BLEU

Branch if Less Than or Equal, Unsigned (BLEU) instruction examines whether the of one register is less than or equal to the other and the program counter shifts accordingly.

#### Syntax

```
bleu rs1, rs2, label
```

#### Translation

```
bgeu rs2, rs1, label
```

where,

<i>rs</i> <sub>1</sub>	source register 1
<i>rs</i> <sub>2</sub>	source register 2
<i>label</i>	Address to JUMP to

#### Description

BLEU is an unsigned comparison instruction which examines if contents of *rs*<sub>1</sub> is less than or equal to that of *rs*<sub>2</sub>. If the condition is satisfied, the program counter branches to the specified label.

#### Usage

```
li x6, 20           # x6 = 20
li x7, 25           # x7 = 25
loop: addi x5, x7, 100 # Example instruction
bleu x6, x7, loop   # x6 ≤ x7 Jump to loop
```

Assuming *rs*<sub>1</sub> (x6) is initialized to 20 and *rs*<sub>2</sub> (x7) is initialized to 25. Since *rs*<sub>1</sub> (x6) is less than *rs*<sub>2</sub> (x7), the BLEU instruction branches the program counter to the specified label (loop).





## 5.2 Unconditional Jump Instructions

### 5.2.0.1 Jump and Link

Jump and Link (JAL) is used to call a subroutine (i.e., function).

#### Syntax

```
jal rd, offset
```

where,

<i>rd</i>	destination register
<i>offset</i>	offset value

#### Description

The JAL instruction is used to call a subroutine (i.e., function). The return address (i.e., the PC, which is the address of the instruction following the JAL) is saved in the destination register. The target address is given as a PC-relative offset, more precisely, the offset is sign-extended, multiplied by 2, and added to the value of the PC. The value of the PC used is the address of the instruction following the JAL, not the JAL itself. The offset is multiplied by 2, since all instructions must be half word aligned.

#### Usage

```
loop: addi x5, x4, 1      #  $x5 \leftarrow x4 + 1$ 
jal x1, loop           # Goto loop  $x1 \leftarrow address[loop]$ 
```

### 5.2.0.2 JALR

Jump and Link Register (JALR) is used to invoke a subroutine call (i.e., function/method/procedure).

#### Syntax

```
jalr rd, offset
```

where,

<i>rd</i>	destination register
<i>offset</i>	offset value

#### Description

The JALR instruction is used to call a subroutine (i.e., function). The return address (i.e., the PC, which is the address of the instruction following the JALR) is saved in the destination register. The target address is given as a PC-relative offset, more precisely, the offset is sign-extended and added to the value of the destination register. The offset is not multiplied by 2.

#### Usage

<code>addi x1, x0, 3</code>	<code># x1 ← x0 + 3</code>
<code>loop: addi x5, x0, 1</code>	<code># x5 ← x0 + 1</code>
<code>jalr x0, 0(x1)</code>	<code># x0 ← mem[x1 + 0]</code>

### 5.2.0.3 J

Jump (J) is a pseudo-instruction which uses `Jump` and `Link` (JAL) instead and sets the destination register to zero to discard return address.

#### Syntax

```
j label
```

where,

<i>j</i>	Jump
label	A string that points to an instruction

#### Description

J is a plain unconditional jump (UJ-type) instruction used to jump to anywhere in the code memory. This instruction translates to `jal x0, label`, which sets the return address to zero thus discarding the return address.

#### Usage

```
loop: li x6, 100      # x6 ← 100
      li x7, 100      # x7 ← 100
      li x1, 1000     # x1 ← 1000
      add x5, x6, x7  # x5 ← x6 + x7
      bge x5, x1, load1 # x5 ≥ x1
load1: li x5, x0      # x5 ← 0
      j loop          # Jump to loop
```

### 5.2.0.4 JR

Jump Register (JR) is a pseudo-instruction which translates to Jump and Link Register (JALR) which jumps to the address and places the return address in a general purpose register (GPR).

#### Syntax

```
jr rs1
```

where,

<i>jr</i>	Jump Register
<i>rs<sub>1</sub></i>	Return Address

#### Description

JR is translated to `jalr rd, rs1, imm` where, *rd* is zero register, *rs<sub>1</sub>* contains the target address and *imm* is given the value 0. In this instruction, the *rd* field is set to zero thereby performing the jump to the address in *ra* register but does not save a return address.

#### Usage

```
label: li x28, 100      # x1 ← 100
li x5, 200             # x5 ← 200
li x6, 50              # x6 ← 50
jal ra, loop          # ra ← loop
li x2, 10              # x2 ← 10
loop: add x4, x28, x5  # x4 ← x28 + x5
sub x7, x6, x4        # x7 ← x6 + x4
jr ra                 # JumpRegister
```

## 5.3 System Instructions

SYSTEM instructions are used to access system functionality that might require privileged access and are encoded using the I-type instruction format. These can be divided into two main classes: those that atomically read-modify-write control and status registers (CSRs), and all other potentially privileged instructions. CSR instructions are described in this

### 5.3.1 ECALL

Environment Call (ECALL) instruction are used to implement system calls. Also, ECALL is used to transfer control from lower privilege level to higher privilege level.

#### Syntax

```
ecall
```

#### Description

The ECALL instruction is used to implement system calls. System calls are subroutine calls made from lower privilege code to a higher privilege code. The execution happens in the higher privilege level. Once desired operation is over, the control returns back to the lower privilege level. Generally, if an operation needs to be done at a higher privilege level, ECALL is used. The implementations of libraries for FILE operations in a Unix operating system, uses ECALL. On execution of Ecall, one of the following exception arise:

- Environment Call from User Mode
- Environment Call from Supervisor Mode
- Environment Call from Machine Mode

As described in section “mcause”, the above exceptions have a dedicated exception code. The trap handler in higher privilege level handles the exception and redirects the call to the corresponding subroutine. The arguments are passed through argument registers ( $a_i$ ) and result is saved in Saved register ( $s_i$ ).

#### Usage

```
addi x5, x0, 4      # x5 ← 0 + 4
ecall               # Atomic jump to location 0x80000180
```

### 5.3.2 EBREAK

Environment Break (EBREAK) is an assembly instruction that is used to stop the execution suddenly.

#### Syntax

```
ebreak
```

#### Description

The EBREAK instruction is used to invoke a debugger, by causing a “Breakpoint” exception. Typically the debugging software will insert this instruction at various places in the application code sequence, in order to gain control from an executing program.

#### Usage

```
la x1, msg           # x1 ← address[msg]
li x2, 0x11100111    # x2 ← 0x11100111
ebreak              # Debugger Breakpoint to test code
sw x5, 0(x1)        # ValueAt[x1 + 0] ← x5
.section .rodata
msg: .string "Hello World!"
```

### 5.3.3 WFI

Wait For Interrupt (WFI) instruction causes the processor to suspend instruction execution. The processor will wake up when an asynchronous interrupt occurs and resumes execution.

#### Syntax

WFI

#### Description

On execution of WFI trap handler will be invoked and upon return to the code sequence containing the WFI instruction, the next instruction following the WFI will be executed.

This instruction may be implemented as a NOP. For more simple processors, an idle loop may suffice.

### 5.3.4 NOP

The No Operation (NOP) instruction executes silently. It does not change registers, memory or processor statues. Only the program counter is advanced.

#### Syntax

nop

#### Description

NOP is a pseudo instruction that expands to `addi x0, x0, 0`. The x0 is a read-only register holding the value zero. Anything, written to x0 register is discarded. The NOP instruction does not change any architecturally visible state, except for advancing the pc and increment any applicable performance counters.

Keeping in mind that RISC-V has no arithmetic flags (i.e., carry, overflow, zero, sign flags), any arithmetic operation whose destination register is x0 will do as a no operation instruction regardless of the source registers since the net result will consist of advancing the program counter to the next instruction without changing any other relevant processor's state.

#### Usage

Lets say *pc* is at 0x80000000. After execution of below instruction.

```
nop      # pc ← pc + 2
```

*pc* becomes 0x80000002. The state of the machine is unchanged.



# Trap's in RISC-V

Trap is a specific scenario caused by a exceptional condition or interrupt. In RISC-V, the term **trap** refers to, transfer of control to a trap handler caused either by an exception or an interrupt. Exception is an unusual condition occurring at run time of an instruction in the current RISC-V hart. An exception disrupts the normal flow of instruction execution. Exceptions are usually synchronous. Interrupts are another form of a trap, where the origin of interrupt is from Timer or peripherals. Interrupt is a scenario designed to service a specific external input. All the Traps can be handled or ignored. It is upto the software to decide. A “trap handler” is a subroutine that handles the trap in a software. The way of handling a trap is left to the software designer and varies from one type of trap to another.

## 6.1 Exceptions

Exceptions are usually synchronous and always tied to an assembly instruction. A exception can arise at any stage of execution of an instruction. For example, during instruction decode stage, the hardware may detect a bad opcode field. This will trigger a “illegal instruction” exception. When an exception happens, the hardware sets the *mcause* register with the corresponding exception code. The *pc* is set to the trap handler base address. The exception code helps to identify the type of exception. The possible exceptions in RISC-V are listed in Table

- Illegal instruction
- Instruction/Load/Store address misaligned
- Instruction/Load/Store access fault
- Environment call
- Break point

### 6.1.1 Illegal Instruction Exception

The exception occurs when the programs tries to execute any illegal instruction. For example trying to write on a read-only CSR register will generate a illegal instruction exception.

**Example:**

```
li t0, 8                # t0 ← 8
csrrs x0, mhartid, t0  # Attempt to write to a read-only CSR, generates exception
```

### 6.1.2 Instruction Address Misaligned Exception

The exception occurs when the programs tries to execute an unconditional jump or take a branch, wherein the target address is not 4 byte aligned. For example, executing a program with start address as 0x80000001. This will generate a instruction address misalignment exception on a unconditional jump.

**Note:**

Instruction address misaligned exceptions are not possible on machines that support extensions with 16-bit aligned instructions, such as the compressed instruction-set extension, C.

**Example:**

# \_start address set to 0x80000001 (\_start not aligned to 4 byte boundary.)

```
_start:    la x15, loop        # x15 ← Address (loop)
jalr ra, x15, 0              # Jumping to a label (loop) which is not 4 byte aligned
# This causes an Instruction address misalignment exception

loop:     addi x10, x10, 1     # x10 ← x10+1
j loop    # Jump to loop
```

### 6.1.3 Load Address Misaligned Exception

The exception occur when the programs tries to execute an load instruction to access data from misaligned address or an address that is not 4 byte aligned. For example, trying to access a data section without using a properly aligning it would cause this exception.

**Example:**

```
la x15, _data1            # x15 ← Address (_data1)
lw x10, 0 ( x15 )        # x10 ← Content(x15)
# Trying to load from a misaligned address (_data1)

li t0, 8

_data1:                   # _data1 section is not aligned to 4 byte boundary
.word 3                  # Load access at _data1 causes a misaligned exception
.word 2
```

### 6.1.4 Store Address Misaligned Exception

The exception occurs when the programs tries to execute an store instruction at a misaligned address (Address that is not four byte aligned). For example trying to store data into a data section without using proper alignment, would cause this exception.

**Example:**

```

la x15, _data1          # x15 ← ( _data1 ) memory address
sw x10, 0 ( x15 )      # mem[x15+0] ← x10
                        # Trying to store at a misaligned address ( _data1 )

sw x10, 0 ( x15 )

_data1:                 # _data1 section is not aligned to 4 byte boundary
    .word 3             # Store access at _data1 causes a misaligned exception
    .word 2

```

### 6.1.5 Instruction Access Fault

The exception occurs when the programs tries to access an instruction on a invalid memory location. For example executing unconditional jump instruction to a memory location which is out of bounds of the physical memory.

**Example:**

```

la x15, _data1          # x15 ← Address of label ( _data1 )
jalr ra, -1(x15)       # Jumping to wrong addr, decoding contents at that addr

_data1:
    .word 100
    .word 99

```

In the above case, `_data1` holds data values. The data values are aligned at word boundary. Now, we jump to a location, that is `_data1 - 1 byte` memory location. Here, when we execute 'jalr', an instruction access fault happens. The jump should have happened at 4 byte aligned address.

### 6.1.6 Load Access Fault

The exception occurs when the programs attempt to do a load on a invalid memory location. For example trying to load from address which is more than the bound of memory or inaccessible by memory. Certain registers are 32 bits of size. A 64 bit load operation might thrown an error.

**Example:**

```

_start:
la x15, _start          # x15 ← Address ( _start )
ld x16, -16 ( x15 )    # x16 ← Content(x15-16) -Exception generated

```

### 6.1.7 Store Access Fault

The exception occurs when the programs attempts to do a store on an invalid memory location. For example, trying store to address which is more than the bound of memory or inaccessible by memory.

**Example:**

```

_start:
la x15, _start           # x15 ← Address (_start)
sd x16, -16 ( x15 )     # x16 → Content(x15-16) -Exception generated

```

### 6.1.8 Break Point

The exception occurs when the programs executes a break-point set in the program to enter debug mode.

### 6.1.9 Environment Call

This exception occurs when the programs executes a system call. The system call is realized in RISC-V using *ecall* instruction. The *ecall* instructions can also used to switch from lower privilege modes to higher privilege modes. An example *ecall* instruction is demonstrated below.

**Example:**

```

addi x10, x10, 2
ecall                # Environment call exception generated

```

## 6.2 Handling Exceptions

Once an exception happens the processor stops execution and passes the control the trap handler. Inbetween this, the processor privilege is set to Machine mode and processor sets the *mcause* register with exception code. The *mepc* is set with the *pc* of the instruction that caused the exception. All exception's come to the Machine Mode trap handler first. This applies for exceptions that arise from different privilege levels. The Machine Mode trap handler executes in Machine Mode. In the trap handler, first the context of the registers are saved in stack. Then the trap is serviced. After this the saved context in stack is restored back. This way, the trap is handled without causing much trouble to the execution flow.

Now, a question may arise on how the hardware jumps to the trap handler. This is established by setting the *mtvec* register with Tap handler's physical address. Usually the value in *mtvec* is called as "Trap entry".

Incase, we may not want to handle the exception in Machine Mode. we might want to handle it in Supervisor Mode or even User Mode. As such, there is a facility to "delegate" some or all exceptions to the lower privilege levels. These things will be seen in PART II.




Figure 6.1: Trap occurrence and handling mechanism




Figure 6.2: Exception handling part

The trap handler must begin on word aligned address boundary. This means that any address stored in the mtvec CSR must have “00” as the least significant two bits. The RISC-V spec makes use of these two bits as follows.

- If the last two bits are “00”, then it means the CSR contains the address of a single trap handler.
- If the last two bits are “01”, then it means there is a collection of trap handlers, one for each type of asynchronous interrupt (Vectored Trap handler).
- The remaining bit patterns “10” and “11” are not used.

Things to remember:

On a Trap happening,

- The privilege mode is set to Machine Mode.
- The MIE (Interrupt enable) bit in the status word is set to 0.
- The MCAUSE register is set to indicate which event has occurred.
- The MEPC is set to the last instruction that was executing when system Trapped.
- The PC is set to MTVEC value. In case of Vectored Traps handling, the PC is set mtvec base address +  $4x(\text{mcause})$ .

## 6.2.1 Exception Handling Registers

The exception handling mechanism uses 4/5 registers to know all the information of a Trap. Those registers are CSR registers. A separate set of register is made available for each privilege level. Mstatus register has the Trap related information as bit information. Mepc register holds the physical address of the instruction, when exception happened. Mtvect has the base address of the Trap handler. It is usually referred to as the entry point of the Trap. Mcause has the exception of the Trap.

## 6.2.2 MSTATUS

Machine Status Register (MSTATUS) is used to enable/disable the interrupts. The mstatus register has many more bits. But these are the bits used with respect to a Trap.

### Description




Figure 6.3: Machine-mode status register (mstatus) for RV64




Figure 6.4: Machine-mode status register (mstatus) for RV32.

MSTATUS contains a number of fields that can be read and updated. By modifying these fields, the software can do things like enable/disable interrupts and change the virtual memory model. We use MSTATUS register while handling exceptions to read and set the MPP and SPP bits based on the requirement to switch privilege modes. This will be discussed in PART II.

### Example:

```
li t0,0x800
csrrs zero, mstatus, t0      # Setting MPP bits on mstatus register
```



### 6.2.3 MRET

We were discussing earlier that `mtvec` register helps the hardware to locate the base address of the Trap handler. If there is an entry to a Trap, there should also be an exit. In the following section, we will be dealing with this part exactly.

**Machine Mode Trap Handler Return (MRET)** is used to return from a trap handler that is executing in the Machine Mode.

#### Syntax

MRET

#### Description

Once the trap is serviced and the saved context is restored. The `mret` instruction can be called. This instruction basically tells the processor to pass control back to the address in the `mepc` register. In case of exception originating from a lower privilege level. The MRET instruction transfers control to that privilege level. The MPP field of the status register will be referred, to determine which mode to return to (either m, s, or u). The return will be effected by copying the saved program counter from `mepc` to the Program Counter (`pc`).

#### Example:

#### Exceptions

MRET may only be executed when running in Machine Mode.

## 6.3 Understanding Stack in RISC-V

### 6.3.1 Stack

Stack is an abstract data structure used to implement function calls in a program and holds data temporarily during a function call. Being a linear data-structure, a stack grows and shrinks during calls to function and is based on the last-in-first-out (LIFO) concept. The implementation of stack on an architecture is entirely at the software designer's disposal.

Availability of limited registers in an architecture, restricts the number of variables that can be used in a program. A stack serves the purpose of holding data temporarily during function calls. It is specifically used to store variables when a function or procedure call is made.

A stack is famously used for "UNDO" i.e., holding the history of an activity. For example, before switching over to a function, a stack is called upon to store the contents of the necessary registers as it may be modified during the execution of the function. After the function is executed, all registers can be restored with their values prior to the function call. This action of store and retrieval is called "PUSH and POP". Some architectures support the use of "PUSH" and "POP" keywords, while others use "LOAD" "STORE" instructions to do the same.

A program that implements a stack, sets aside a certain portion of the memory for its use. A register called "Stack Pointer" stores the address of the last program request in a stack. A

program's stack is not generally hardware, but the Stack Pointer which points to the current area, is a CPU register. In RISC-V the stack is always kept 16-byte aligned.

Stack is implemented the following way in a RISC-V assembly language program:

- Initialize the Stack Pointer (sp) to a memory address
- Allocate space for Stack, by decrementing the sp by the number of locations required multiplied by XLEN<sup>1</sup> bytes. This will allocate memory for stack temporarily in memory.
  - \* addi sp, sp, -3\*XLEN
- PUSH data onto stack. This essentially writes the register values to the stack.
  - \* sd x1, 1\*XLEN(sp)
  - \* sd x2, 2\*XLEN(sp)
  - \* sd x4, 2\*XLEN(sp)
- POP data from stack. This essentially restores the register values back from the stack.
  - \* ld x1, 1\*XLEN(sp)
  - \* ld x2, 2\*XLEN(sp)
  - \* ld x4, 2\*XLEN(sp)
- To free the stack, increment sp by the same number of locations used earlier ( 'n locations' multiplied by XLEN bytes). This will reset the stack pointer to the bottom of the caller stack.
  - \* addi sp, sp 3\*XLEN

Example demonstration for stack will be more useful here.

---

<sup>1</sup>XLEN is 4 bytes in RV32 and 8 bytes in RV64

# Interrupts

Interrupts are asynchronous events triggered by external source. The processor may tend to process or ignore interrupts. Interrupts can be both software and hardware. Generally, software interrupts are classified as “exceptions”. But, In RISC-V interrupts are classified into timer, software and external interrupts. The external interrupts are also called as global interrupts. Timer interrupts are handled in the core. Software interrupts are internal to the processor, and external interrupts are handled by the PLIC module. In this chapter, we are going to see about handling Timer and External interrupts in RISC-V.

## 7.1 Timer Interrupts

A “timer interrupt” is caused when a separate timer circuit indicates that a predetermine interval has ended. The timer subsystem will interrupt the currently executing code. The timer interrupts are handled by the OS which uses them to implement time-sliced multi threading.

### 7.1.1 Timer registers

#### 7.1.1.1 mtime Register


mtime register is a synchronous counter. It starts running from the time the processor is powered on and provides the current real time in ticks. The time CSR is accessible at all privilege levels.

### 7.1.1.2 mtimecmp Register

This register is used to store the time period after which a timer interrupt should happen. The value of mtimecmp is compared with mtime register. When mtime value becomes greater mtimecmp, a timer interrupt happens.

Both the mtime and mtimecmp registers are 64 bit counter. They are implemented via memory-mapping, unlike the CSRs.

### 7.1.2 Timer Interrupt



## 7.2 External Interrupts

An “external interrupt” comes from outside the processor and the precise nature of the cause will depend on the application. For example, a RISC-V processor used in an embedded process control system might receive external interrupts from various sensors demanding attention.

## 7.3 Software Interrupts

A “software interrupt” is caused by setting a bit in the machine status word. This can be useful in a multi-core chip where a thread running on one core needs to send an interrupt signal to another core.

### Non Maskable Interrupts Handling

Some traps are “maskable” and others are “non-maskable”. A maskable interrupt can either be handled, or can be ignored, or can be passed from a higher privilege level to a lower privilege level.



# Assembler Directives

## 8.1 Object File section

### 8.1.1 .TEXT

A read-only section containing the actual instructions of the program.

#### Syntax

```
.section .text or .text  
data  
instruction
```

#### Description

This portion of the object file or virtual address space is also known as the code segment or simply the text segment of the program. It contains executable instructions which cannot be modified at run-time. Any attempt to store into the .TEXT section will produce a “Segmentation” error and the program is terminated immediately. The code segment can contain constants in addition to instructions.

#### Usage

```
.text  
li x5, 100  
addi x5, x0, 100
```

### 8.1.2 .DATA

A read-write portion of the object file which contains data for the variables of the program.

#### Syntax

```
.section .data or .data
```

Variables

#### Description

The .DATA section contains initialized static variables that is global and static local variables.

#### Usage

```
.data  
.word 1  
helloworld: .ascii "Hello World!"
```

### 8.1.3 .RODATA

Contains read-only data.

#### Syntax

```
.section .rodata or .rodata
```

data

#### Description

This section consists of read-only data for the program. But is not really enforced.

#### Usage

```
.rodata  
mydata: .asciz "Hello World!"
```

#### Exceptions



### 8.1.4 .BSS

The **Basic Service Set** (.BSS) is a read-write section containing uninitialized data.

#### Syntax

```
.bss symbol, length, align
```

where,

symbol	Local symbol
length	Reserve bytes to the length for symbol
align	Align to integer power two

#### Description

The .BSS directive is used for local common variable storage. When the program starts running, all the contents of this section are zeroed bytes. Since this section starts out containing zeroed bytes there is no need to store explicit zero bytes in the object file. The .BSS section was invented to eliminate those explicit zeros from object files. In the program the .BSS section follows the data section.

#### Usage

```
.bss label1, 8, 4
```

### 8.1.5 .COMM

The **Common** (.COMM) common object to .BSS section, declares a common symbol named symbol.

#### Syntax

```
.comm symbol, length
```

where,

symbol	Local symbol
length	Reserve bytes to the length for symbol

#### Description

The .COMM declares a common symbol named symbol. When linking, a common symbol in one object file may be merged with a defined or common symbol of the same name in another object file. The size of an object in the .BSS section is set by the .COMM directive.

#### Usage

```
.comm label1, 8
```

### 8.1.6 .COMMON

The Common (.COMMON) emit common object to .BSS section.

#### Syntax

```
.common symbol, length, .bss
```

where,

symbol	Local symbol
length	Reserve bytes to the length for symbol

#### Description

The .COMMON declares a common symbol named symbol. When linking, a common symbol in one object file may be merged with a defined or common symbol of the same name in another object file. This directive behaves somewhat like .comm directive, but the syntax is different.

#### Usage

```
.common label1, 8
```

### 8.1.7 .SECTION

Section (.SECTION) directive assembles the following code into a section named "name".

#### Syntax

```
.section name
```

where,

name	Name of section
------	-----------------

#### Description

.SECTION instruction is only supported for targets that support arbitrarily named sections, on "A.out" targets.

#### Usage

```
.section A
```

## 8.1.8 Miscellaneous Functions

### 8.1.9 .OPTION

The `.OPTION` directive has a statically defined list of arguments with RISC-V options.

#### Syntax

```
.option argument
```

*where,*

```
argument      rvc, norvc, pic, nopic, push, pop
```

#### Description

The `.OPTION` directive modifies RISC-V specific assembler options inline with the assembly code. This is used when particular instruction sequences must be assembled with a specific set of options.

#### Usage

```
.option push
```

### 8.1.10 .FILE

The `.FILE` directive to start a new logical file.

#### Syntax

```
.file string
```

*where,*

```
string        new file name
```

#### Description

The `.FILE` directive, in general, the filename is recognized whether or not it is surrounded by quotes. But to specify an empty file name, the quotes must be given.

#### Usage

```
.file Hello
```

### 8.1.11 .IDENT

The IDENT (`.IDENT`) directive is accepted for source compatibility.

#### Syntax

```
.ident "string"
```

where,

```
string      file name
```

#### Description

The `.IDENT` directive is used by some assemblers to place tags in object files. It simply accepts the directive for source-file compatibility with such assemblers, but does not actually emit anything for it. At times it is used to place tags in object files. The behavior of this directive varies depending on the target.

#### Usage

```
.ident "GCC: (GNU) 7.2.0"      # "string" ← GCC: (GNU) 7.2.0
```

### 8.1.12 .SIZE

The `.SIZE` is used to set the size associated with a symbol.

#### Syntax

```
.SIZE symbol, symbol
```

#### Description

The `.SIZE` directive is generated by compilers to include auxiliary debugging information in the symbol table. It is only permitted inside `.def` or `.endef` pairs.

#### Usage

```
memcpy:
mv x4, x5          # x4 ← x5
beqz x7, 1b        # if x7 = 0; goto 1b
1:  add t1, t1, 1   # t1 ← [t1+1]
    add t2, t2, -1  # t1 ← [t2-1]
.size memcpy, .-memcpy
```

### 8.1.12.1 .TYPE

The `.TYPE` directive is used to set the type of a symbol.

#### Syntax

```
.type name, symbol
```

where,

name	Type name
symbol	Value

#### Description

The `.TYPE` directive allows you to tell the assembler what type a symbol is.

#### Usage

```
.type int, 256      # 256 is of type int
```

#### Exceptions

### 8.1.13 Directives for Definition and Exporting of symbols

#### 8.1.13.1 .GLOBAL

The .GLOBAL directive to globalize symbols.

##### Syntax

```
.global symbol or .globl symbol
```

where,

symbol            Variable, whose name is to be visible to entire program

##### Description

Usually, a defined symbol is visible only to partial program, only to the portion where it is defined. With the .GLOBAL directive its value is made available to other partial programs that are linked with it.

##### Usage

```
i: word 5
.global i            # Variable i is made global
```

#### 8.1.13.2 .LOCAL

The .LOCAL directive limit the visibility of symbols.

##### Syntax

```
.local symbol
```

where,

symbol            Local variable name

##### Description

The .LOCAL directive marks each symbol in the comma separated list of names as a local symbol so that it will not be externally visible. If the symbols do not already exist, they will be created.

##### Usage

```
i: word 5
.local i            # Variable i is made local
```

### 8.1.13.3 .EQU

The EQUATE (.EQU) directive sets the value of symbol to expression.

#### Syntax

```
.equ symbol, expression
```

where,

symbol	Local value
--------	-------------

#### Description

The .EQU directive has two operands separated by a comma. Wherever the first operand appears in the program, the assembler replaces it with the second operand. Used only while assembling your code, once the symbol is defined, its value can not be changed in the remaining part of the source code.

#### Usage

```
.equ counter, 3      # counter ← 3
```

## 8.2 Alignment Control

### 8.2.0.1 .ALIGN

The `.ALIGN` directive aligns member byte boundaries. Aligns to the power of 2.

#### Syntax

```
.align size
```

*where,*

```
size      Byte boundary
```

#### Description

The `.ALIGN` directive gives the location counter desired alignment in bytes.

#### Usage

```
.align 2    # Align to 4-bytes
```

### 8.2.0.2 .BALIGN

The `.BALIGN` directive aligns member byte boundaries with padding.

#### Syntax

```
.balign size
```

*where,*

```
size      Byte boundary
```

#### Description

The `.BALIGN` directive pads location counter to a particular storage boundary.

#### Usage

```
.balign 8   # Align to 8-bytes
```



### 8.2.0.3 .P2ALIGN

The `.P2ALIGN` directive aligns member byte boundaries with padding. Alias for `.ALIGN` directive.

#### Syntax

```
.p2align size
```

where,

size          Byte boundary

#### Description

The `.P2ALIGN` directive pads location counter to a particular storage boundary. Alignment done to the power of 2.

#### Usage

```
.p2align 3    # Align to 8-bytes
```

## 8.3 Assembler Directives for Emitting Data

### 8.3.0.1 .2BYTE

The `.2BYTE` directive for unaligned 16-bit comma separated words.

#### Syntax

```
.2byte value
```

where,

Value          Value to be initialized

#### Description

The `.2BYTE` directive initializes the specified value to 2 bytes or 16-bit unaligned integers. It can also store multiple comma-separated values. The operands specified can be decimal, hex, binary, or character constants, but not labels.

#### Usage

```
.2byte 0x1000
```

**8.3.0.2 .4BYTE**

The `.4BYTE` directive for unaligned 32-bit comma separated words.

**Syntax**

`.4byte value`

*where,*

Value	Value to be initialized
-------	-------------------------

**Description**

The `.4BYTE` directive initializes the specified value to 4 bytes or 32-bit unaligned integers. It can also store multiple comma-separated values. The operands specified can be decimal, hex, binary, or character constants, but not labels.

**Usage**

```
.4byte 0x1000000
```

**8.3.0.3 .8BYTE**

The `.8BYTE` directive for unaligned 64-bit comma separated words.

**Syntax:**

`.8byte value`

*where,*

Value	Value to be initialized
-------	-------------------------

**Description**

The `.8BYTE` directive initializes the specified value to 8 bytes or 64-bit unaligned integers. It can also store multiple comma-separated values. The operands specified can be decimal, hex, binary, or character constants, but not labels.

**Usage**

```
.8byte 0x1000000000000000
```

#### 8.3.0.4 .HALF

The `.HALF` directive for naturally aligned 2byte or 16-bit comma separated words.

##### Syntax

```
.half value
```

*where,*

Value	Value to be initialized
-------	-------------------------

##### Description

The `.HALF` directive initializes the specified value to 2 bytes or 16-bit aligned integers. It can also store multiple comma-separated values. The operands specified can be decimal, hex, binary, or character constants, but not labels.

##### Usage

```
.half 0x1000
```

#### 8.3.0.5 .WORD

The `.WORD` directive for naturally aligned 4-bytes or 32-bit comma separated words.

##### Syntax

```
.word value
```

*where,*

Value	Value to be initialized
-------	-------------------------

##### Description

The `.WORD` directive initializes the specified value to 4 bytes or 32-bit aligned integers. It can also store multiple comma-separated values and the operands specified can be decimal, hex, binary, or character constants, but not labels.

##### Usage

```
.word 0x1000000
```

### 8.3.0.6 .DWORD

The Double Word (.DWORD) directive for naturally aligned 8-bytes or 64-bit comma separated words.

#### Syntax

```
.dword value
```

*where,*

Value	Value to be initialized
-------	-------------------------

#### Description

The .DWORD directive creates a double word constant. They can also store multiple comma separated values. The operands specified can be decimal, hex, binary, or character constants, but not labels.

#### Usage

```
.dword 0x7000000000000000
```

### 8.3.0.7 .BYTE

The .BYTE directive for unaligned 8-bit comma separated words.

#### Syntax

```
.byte value
```

*where,*

Value	Value to be initialized
-------	-------------------------

#### Description

The .BYTE directive initializes the specified value to 1 bytes or 8-bit unaligned integers. It can also store multiple comma-separated values. The operands specified can be decimal, hex, binary, or character constants, but not labels.

#### Usage

```
.byte 0x10
```

### 8.3.1 .ASCIZ

ASCIZ (.ASCIZ) instruction is similar to the `ascii` instruction and emits the specified string within double quotes.

#### Syntax

```
.asciz "string"
```

where,

“String”            User specified string

#### Description

The `.ASCIZ` instruction is like the `ascii` instruction, but each string is followed by a zero byte. The “z” in `.ASCIZ` stands for zero. For this directive, the assembler increments the location counter by the length of the string, including the null character at the end. This directive is easier to read for text strings.

#### Usage

```
.asciz "Hello World"
```

### 8.3.2 .STRING

String (.STRING) instruction emits the specified string.

#### Syntax

```
.string "String"
```

where,

“String”            User specified string

#### Description

For the `.STRING` directive, the assembler increments the location counter by the length of the string, including the null character at the end.

#### Usage

```
.string "Hello World"
```

### 8.3.3 .INCBIN

Include Binary (.INCBIN) instruction emits the included file as a binary sequence of octets.

#### Syntax

```
.incbin "file"
```

where,

“file”            File to be included

#### Description

The .INCBIN instruction takes any file and includes it within the file being compiled. The file is included as it is, without being assembled.

#### Usage

```
.incbin "hello.c"            # File. ← hello.c
```

This instruction includes the file “hello.c” into the file “File. ”.

### 8.3.4 .ZERO

Zero Bytes (.ZERO) instruction reserves a block of memory.

#### Syntax

```
.zero integer
```

where,

integer            Number of bytes to reserve

#### Description

.ZERO instruction reserves a block of memory as an input buffer, it reserves and initializes a block of memory to zero.

#### Usage

```
.zero 100    # mem[100-bytes] ← 0
```

This instruction reserves 100 bytes of memory and stores zeros in them.

as

# Example Programs and Practice exercises

**Note:** All programs illustrated here have been tested on the spike simulator with a BRAM-memory starting address set to 0x10010000.

## 9.1 Important Prerequisites

1. The necessary files to compile and simulate ASM programs in spike environment, are hosted inside the **spiking** folder. Do the following in a terminal:
  - (a) `cd $HOME`
  - (b) `git clone https://gitlab.com/shaktiproject/software/spiking.git`
2. Move to spiking folder
  - (a) `cd spiking`
3. Compile and generate dump for a program
  - (a) `riscv64-unknown-elf-gcc -nostdlib -nostartfiles -T spike.lds example.S -o example.elf`
  - (b) `riscv64-unknown-elf-objdump -d example.elf & > example.dump`
4. Debugging, Loading and Executing an ASM program. Open **three** separate terminals, ensuring each are within the spiking folder. Run the following commands individually in each terminal.
  - (a) `$(which spike) -rbb-port=9824 -m0x10010000:0x20000 bootload.elf $(which pk)`
  - (b) `sudo $(which openocd) -f spike.cfg`
  - (c) `riscv64-unknown-elf-gdb`

- i. (gdb) target remote localhost:3333
  - ii. (gdb) file example.elf
  - iii. (gdb) load
- (d) Execute a program line by line using "step in" command
- i. si
- (e) To check contents of registers
- i. (gdb) info reg

**For more detailed information, please visit:** [https://shakti.org.in/learn\\_with\\_shakti/intro.html](https://shakti.org.in/learn_with_shakti/intro.html)



## 9.2 Assembly Language Example Programs

### 9.2.1 Data Transfer Instructions

#### 9.2.1.1 To load 8, 16, 32 and 64 bit numbers into individual register

```

_start:
    andi t0, t0, 0           # Clearing contents of register t0
    andi t1, t1, 0           # Clearing contents of register t1
    andi t2, t2, 0           # Clearing contents of register t2
    andi t3, t3, 0           # Clearing contents of register t3
    li t0, 0xFF              # 8-bit number
    li t1, 0xFFFF           # 16-bit number
    li t2, 0xFFFFFFFF       # 32-bit number
    li t3, 0xFFFFFFFFFFFF   # 64-bit number

```

#### 9.2.1.2 Copy data from register to register

```

_start:
    andi t0, t0, 0           # Clearing contents of register t0
    andi t1, t1, 0           # Clearing contents of register t1
    li t0, 0x4A              # Load a number into register t0
    mv t1, t0                # Copy contents of register t0 to register t1

```

#### 9.2.1.3 Copy between register and memory

##### a. Store Byte – 1 Byte

```

_start:
    andi t0, t0, 0           # Clearing contents of register t0
    andi t1, t1, 0           # Clearing contents of register t1
    li t0, 0x10011000        # Load an address into register t0
    li t1, 0x71              # Copy contents of register t0 to register t1
    sb t1, 0(t0)             # Store a byte of t1 into first byte slot of
                              # address t0
    li t1, 0x79              # Copy contents of register t0 to register t1
    sb t1, 1(t0)             # Store a byte of t1 into second byte slot of
                              # address t0

```

##### b. Store Half-Word – 2 Bytes

```

_start:
    andi t0, t0, 0           # Clearing contents of register t0
    andi t1, t1, 0           # Clearing contents of register t1
    li t0, 0x10011000        # Load an address into register t0
    li t1, 0x7971           # Copy contents of register t0 to register t1

```

```

sh t1, 0(t0)           # Store half-word of t1 into first half-word
                        # slot of address t0
li t1, 0x7B7A          # Copy contents of register t0 to register t1
sh t1, 2(t0)           # Store half-word of t1 into second half-word
                        # slot of address t0

```

### c. Store Word – 4 Bytes

```

_start:
andi t0, t0, 0         # Clearing contents of register t0
andi t1, t1, 0         # Clearing contents of register t1
li t0, 0x10011000      # Load an address into register t0
li t1, 0x7B7A7971      # Copy contents of register t0 to register t1
sw t1, 0(t0)           # Store a word of t1 into first word slot of
                        # address t0
li t1, 0x7F7E7D7C      # Copy contents of register t0 to register t1
sw t1, 4(t0)           # Store a word of t1 into second word slot of
                        # address t0

```

### d. Store Double – 8 Bytes

```

_start:
andi t0, t0, 0         # Clearing contents of register t0
andi t1, t1, 0         # Clearing contents of register t1
andi t1, t1, 0         # Clearing contents of register t1
li t0, 0x10011000      # Load an address into register t0
li t1, 0x7F7E7D7C7B7A7971 # Copy contents of register t0 to
                        # register t1
sd t1, 0(t0)           # Store double of t1 into address t0

```

#### 9.2.1.4 Copy between registers and stack memory

```

_start:
andi t0, t0, 0         # Clearing contents of register t0
andi t1, t1, 0         # Clearing contents of register t1
li sp, 0x10012000      # Setting stack pointer address
li t0, 0x7776757473727170 # Load a 64-bit number into register t0
li t1, 0x7F7E7D7C7B7A7978 # Load a 64-bit number into register t1

.p2align 2             # Storage boundary
addi sp, sp, -2*8      # Setting depth of the stack
nop
sd t0, 1*8(sp)         # Storing contents of t0 into first stack
                        # pointer slot
sd t1, 2*8(sp)         # Storing contents of t0 into second stack
                        # pointer slot
addi sp, sp, 2*8       # Collapse stack

```

## 9.2.2 Arithmetic Instructions

### 9.2.2.1 Addition

```

_start:
    andi t0, t0, 0           # Clearing contents of register t0
    andi t1, t1, 0           # Clearing contents of register t1
    andi t2, t2, 0           # Clearing contents of register t2
    andi t3, t3, 0           # Clearing contents of register t3
    li t0, 0x1A352A9C        # Loading register t0 with a number
    li t1, 0x1B2D4C6A        # Loading register t1 with a number
    addi t2, t0, 0x1CB       # Add t0 with an immediate value
    add t2, t0, t1           # Add t0 with t1 and place the value in t2
    addw t3, t0, t1         # Add t0 with t1 and place the value in t2

```

### 9.2.2.2 Subtraction

```

_start:
    andi t0, t0, 0           # Clearing contents of register t0
    andi t1, t1, 0           # Clearing contents of register t1
    andi t2, t2, 0           # Clearing contents of register t2
    andi t3, t3, 0           # Clearing contents of register t3
    li t0, 0x1A03533A12054021 # Loading register t0 with a number
    li t1, 0x3B14875C35286142 # Loading register t1 with a number
    sub t2, t1, t0           # Subtract t0 from t1 and place the result in t2
    subw t3, t1, t0         # Subtract t0 from t1 and place the 32-bit
                             # result in t3

```

### 9.2.2.3 Multiplication

```

_start:
    andi t0, t0, 0           # Clearing contents of register t0
    andi t1, t1, 0           # Clearing contents of register t1
    andi t2, t2, 0           # Clearing contents of register t2
    andi t3, t3, 0           # Clearing contents of register t3
    andi t4, t4, 0           # Clearing contents of register t4
    andi t5, t5, 0           # Clearing contents of register t5
    li t0, -43               # Loading register t0 with a number
    li t1, 187               # Loading register t1 with a number
    mulh t3, t0, t1          # Signed Multiplication of t0 with t1 and place
                             # the most significant half of the result in t3
    mul t2, t0, t1          # Multiply t0 with t1 and place the lower half
                             # of the result in t2
    mulhu t4, t0, t1        # Unsigned Multiplication of t0 with t1 and
                             # place the most significant half of the result
                             # in t4
    mulw t5, t0, t1         # Multiply t0 with t1 and place the result in t5

```

### 9.2.2.4 Division

```

_start:
    andi t0, t0, 0           # Clearing contents of register t0
    andi t1, t1, 0           # Clearing contents of register t1
    andi t2, t2, 0           # Clearing contents of register t2
    andi t3, t3, 0           # Clearing contents of register t3
    andi t4, t4, 0           # Clearing contents of register t4
    andi t5, t5, 0           # Clearing contents of register t5
    li t0, -2516             # Loading register t0 with a number
    li t1, 74                # Loading register t1 with a number
    div t2, t0, t1           # Divide t0 by t1 and place quotient in t2
    li t3, 1332              # Loading register t3 with a number
    li t4, 18                # Loading register t4 with a number
    divu t5, t3, t4          # Divide t3 by t4 and place quotient in t5

```

### 9.2.2.5 Remainder

```

_start:
    andi t0, t0, 0           # Clearing contents of register t0
    andi t1, t1, 0           # Clearing contents of register t1
    andi t2, t2, 0           # Clearing contents of register t2
    andi t3, t3, 0           # Clearing contents of register t3
    andi t4, t4, 0           # Clearing contents of register t4
    andi t5, t5, 0           # Clearing contents of register t5
    li t0, -2516             # Loading register t0 with a number
    li t1, 75                # Loading register t1 with a number
    rem t2, t0, t1           # Divide t0 by t1 and place the remainder in t2
    li t3, 1332              # Loading register t3 with a number
    li t4, 118               # Loading register t4 with a number
    remu t5, t3, t4          # Divide t3 by t4 and place the remainder in t5

```

## 9.2.3 Logical Operations

### 9.2.3.1 ANDI

```

_start:
    andi t0, t0, 0           # Clearing contents of register t0
    andi t1, t1, 0           # Clearing contents of register t1

    li t0, 0x13372D6         # Load t0 register with a number
    andi t1, t0, 0xFC        # Logical AND-Immediate operation
                                # with an immediate value

```

### 9.2.3.2 AND

```

_start:
    andi t0, t0, 0           # Clearing contents of register t0

```

```

andi t1, t1, 0           # Clearing contents of register t1
andi t2, t2, 0           # Clearing contents of register t2

li t0, 0x13372D6        # Load t0 register with a number
li t1, 0xFFFFFFFFC     # Load t1 register with a number
and t2, t0, t1          # Logical AND operation between
                        # contents of two registers

```

### 9.2.3.3 ORI

```

.start:
andi t0, t0, 0           # Clearing contents of register t0
andi t1, t1, 0           # Clearing contents of register t1

li t0, 0xC53D6          # Load t0 register with a number
ori t1, t0, 0x5C        # Logical OR-Immediate operation with
                        # an immediate value

```

### 9.2.3.4 OR

```

.start:
andi t0, t0, 0           # Clearing contents of register t0
andi t1, t1, 0           # Clearing contents of register t1
andi t2, t2, 0           # Clearing contents of register t2

li t0, 0xC53D6          # Load t0 register with a number
li t1, 0xD6332          # Load t1 register with a number
or t2, t0, t1           # Logical OR operation between
                        # contents of two registers

```

### 9.2.3.5 X-ORI

```

.start:
andi t0, t0, 0           # Clearing contents of register t0

xori t0, x0, 0xD6       # Logical X-OR operation with an
                        # immediate value

```

### 9.2.3.6 X-OR

```

.start:
andi t0, t0, 0           # Clearing contents of register
                        # t0
andi t1, t1, 0           # Clearing contents of register
                        # t1
andi t2, t2, 0           # Clearing contents of register
                        # t2

```

```

li t0, 0xC53D6           # Load t0 register with a number
li t1, 0xD6332           # Load t1 register with a number
xor t2, t0, t1           # Logical X-OR operation between
                           contents of two registers

```

### 9.2.3.7 NOT

```

.start:
andi t0, t0, 0           # Clearing contents of register t0
andi t1, t1, 0           # Clearing contents of register t1
li t0, 0xFFFFFFFFFD3    # Load t0 register with a number
not t1, t0                # Logical NOT operation on the
                           contents of t0

```

## 9.2.4 Conditional Operations

### 9.2.4.1 If...then...Else and the nested If

#### If statement

```

.start:
andi t0, t0, 0           # Clearing contents of register t0
andi t1, t1, 0           # Clearing contents of register t1
li t0, -2                # Load t0 register with a number
slt t1, t0, x0           # Set t1 to 1 if t0 is less than 0
j Endif                  # Short jump to end of statement
Endif: j Endif           # End of If

```

#### If-Else statement

```

.start:
andi t0, t0, 0           # Clearing contents of register t0
andi t1, t1, 0           # Clearing contents of register t1
andi t2, t2, 0           # Clearing contents of register t2
andi t3, t3, 0           # Clearing contents of register t3
li t0, 2                 # Load t0 with a number
li t3, -2                # Load t3 with a number
slt t1, t0, x0           # Set t1 to 1 if t0
beq t1, x0, Else         # If t1 equal to zero, goto "Else"
                           statement
j Endif                  # End If statement
Else: sgt t2, t3, x0     # Else statement
Endif: j Endif           # End of If-Else conditional
                           statements

```

#### If-ElseIf-Else statement

```

.start:
andi t0, t0, 0           # Clearing contents of register t0

```

```

andi t1, t1, 0          # Clearing contents of register t1
andi t2, t2, 0          # Clearing contents of register t2
andi t3, t3, 0          # Clearing contents of register t3
andi t4, t4, 0          # Clearing contents of register t4
andi t5, t5, 0          # Clearing contents of register t5
li t0, 2                # Load t0 with a number
li t3, -2               # Load t3 with a number
slt t1, t0, x0          # Set t1 to 1 if t0 < 0
beq t1, x0, ElseIf     # Goto ElseIf statement if t1 = 0
j Endif                # End If statement
ElseIf: sgt t4, t3, x0  # Set t4 to if t3 > 0
beq t4, x0, Else       # Goto Else statement if t4 = 0
j Endif                # End "Else" statement
Else: seqz t5, t4, x0   # Set t5 to 1 if t4 = 0
Endif: j Endif         # End of If-ElseIf-Else conditional
                       # statements

```

### Nested If-Else statement

```

_start:
andi t0, t0, 0          # Clearing contents of register t0
andi t1, t1, 0          # Clearing contents of register t1
andi t2, t2, 0          # Clearing contents of register t2
andi t3, t3, 0          # Clearing contents of register t3
andi t4, t4, 0          # Clearing contents of register t4
li t0, 100              # Load t0 with a number
li t1, 200              # Load t1 with a number
If: beq t0, t1, Else    # Goto Else if t0 = t1
  IfIf: sgt t2, t0, t1  # Set t2 with 1 if t0 > t1
  beq t2, x0, IfElse   # Goto IfElse if t2 = 0
  j Endif              # End of If statement
  IfElse: seqz t3, t2   # Set t3 with 1 if t2 = 0
  j Endif              # End of If statement
Endif: j Endif         # End of Nested If conditional
                       # statements

```

### While Loop

```

_start:
andi t0, t0, 0          # Clearing contents of register t0
                        # Functions as index "i" for the loop
andi t1, t1, 0          # Clearing contents of register t1
                        # Holds value to compare index with
andi t2, t2, 0          # Clearing contents of register t2
                        # Functions as variable "sum"
li t1, 100              # Load t1 with value 100
loop: add t2, t2, t0     # Sum = Sum+i
  addi t0, t0, 1        # Increment index "i"
  blt t0, t1, loop     # Iterate if t0<t1
End: j End              # End of WHILE loop

```

**For Loop**

```

_start:
    andi t0, t0, 0                # Clearing contents of register t0
                                  # Functions as index "i" for the loop
    andi t1, t1, 0                # Clearing contents of register t1
                                  # Functions as variable "sum"

loop:  andi t2, t2, 0            # For loop begins
                                  # Clear t2 before starting the loop
    add t1, t1, t0                # Compute sum=sum+i

    addi t0, t0, 1                # Increment i by 1
    slti t2, t0, 100             # Set t2 to 1 if t0<100
    bne t2, x0, loop             # Iterate if t2≠0
End:   j End                      # End of FOR loop

```

**Switch Case**

```

_start:
                                  # Clearing/Initializing contents of
                                  # five registers to 0

    mv a0, x0
    mv a4, x0
    mv a5, x0
    mv a7, x0
    mv t3, x0

    li a7, 9164                  # Loading a7 with a number
    li t3, 58                    # Loading t3 with a number

switch_case:  la a0, _data1       # Begin Switch Case
                                  # Load address of location where list
                                  # of operators are stored
    lw a4, 16(a0)                # Load choice of operator into a4

    case_add:  lw a5, 0(a0)       # Addition case. Load Addition
                                  # operator to a5
    xor a5, a5, a4                # If a5 = a4, XOR the two will result
                                  # in zero
    bne a5, x0, case_sub         # If a5 ≠ 0, goto Subtraction case
    add a5, a7, t3                # Add a7 with t3 and store the result
                                  # in a5
    j End                          # Break

    case_sub:  lw a5, 4(a0)       # Subtraction case. Load Subtraction
                                  # operator to a5
    xor a5, a5, a4                # If a5 = a4, XOR the two will result
                                  # in zero
    bne a5, x0, case_mul         # If a5 ≠ 0, goto Multiplication case

```



```

sub a5, a7, t3          # Subtract t3 from a7 and store the
                        # result in a5
j End                  # Break

case_mul: lw a5, 8(a0)  # Multiplication case. Load
                        # Multiplication operator to a5
xor a5, a5, a4         # If a5 = a4, XOR the two will result
                        # in zero
bne a5, x0, case_div  # If a5 ≠ 0, goto Division case
mul a5, a7, t3         # Multiply a7 with t3 and store the
                        # product in a5
j End                  # Break

case_div: lw a5, 12(a0) # Division case. Load Division
                        # operator to a5
xor a5, a5, a4         # If a5 = a4, XOR the two will result
                        # in zero
bne a5, x0, default   # If XOR ≠ 0, goto Default case
div a5, a7, t3         # Divide a7 by t3 and store the
                        # quotient in a5
j End                  # Break

default: li a5, 0xDEADBEEF # Default case. Load a5 with
                            # DEADBEEF if none of the cases match

.p2align 0x2          # Align data section to eight bytes
_data1:              # Data section label
                    # List of operators and user's choice
                    # of operator

.word '+'
.word '-'
.word '*'
.word '/'

.word '*'            # User's choice of operator

```

## 9.2.5 Exercises

### 9.2.5.1 A Program to find the number of even and odd elements in an array

#### a. Using the remainder method

```

_start:
.data                # Data for the program
    Array: .byte 12,19,45,69,98,23 # Array of even and odd numbers
.text               # Code section of the program
    andi t0, t0, 0 # Even number count
    andi t1, t1, 0 # Odd number count

```



```

        addi t3, t3, 1           # Increment index i
        j FOR_loop             # Iterate FOR loop

ELSE:                                     # Execute condition if number is odd
        addi t1, t1, 1         # Increment odd number count
        addi t3, t3, 1         # Increment index i
        j FOR_loop             # Iterate FOR loop

END: j END                             # End of program

```

### 9.2.5.2 Program to find the Fibonacci series for a specified range, without recursion

```

_start:
    andi t0, t0, 0             # Will hold address for an array
    andi t1, t1, 0             # Number of elements in the series
    andi t2, t2, 0             # First number in the series
    andi t3, t3, 0             # Second number in the series
    andi t4, t4, 0             # Third number in the series
    andi t5, t5, 0             # Variable to control loop
    li t0, 0x10010             # Setting an address to store
                                elements in array

    li t1, 7                   # Number terms required in the series
    li t2, 0                   # Load first element in the series
    li t3, 1                   # Load second element in the series
    li t5, 1                   # Initializing loop index

    sb t2, 0(t0)
    sb t3, 1(t0)

loop: bgt t5, t1, END          # Condition to control number of
                                iterations

    addi t5, t5, 1             # Increment index by 1
    add t4, t2, t3             # Add terms in n and (n-1), store
                                result in t4

    add t0, t0, t5             # Move through terms in Array

    sb t4, 0(t0)               # Update Array with computed number
                                in the series

    mv t2, t3
    sub t0, t0, t5

    j loop                       # Iterate

END: j END                     # End of program

```

### 9.2.5.3 In Place Bubble Sort

```

_start:
    .data                       # Data section of bubble-sort program
    Array: .byte 6,7,3,2,9,8   # Array of unsorted data
    Arraysize: .byte 6         # Defining size of array

```

```

.text
    andi t0, t0, 0

    andi t1, t1, 0

    andi t3, t3, 0

    andi t4, t4, 0
    andi t5, t5, 0

    andi t6, t6, 0

    la t0, Array

    la t1, Arraysize

    lb t1, 0(t1)
    addi t1, t1, -1
    andi x1, x1, 0
outerloop:
    bge x0, t1, outerend
    andi t2, 0
    innerloop:
        bge t2, t1, innerend
        lb t3, 0(t0)

        lb t5, 1(t0)

        bgt t3, t5, swap
        addi t0, t0, 1
        addi t2, t2, 1
        j innerloop
    swap:
        mv t6, t3
        mv t3, t5
        mv t5, t6
        sb t3, 0(t0)
        sb t5, 1(t0)
        addi t0, t0, 1

        addi t2, t2, 1
        j innerloop
    innerend:
        la t0, Array
        addi t1, t1, -1
        j outerloop
    outerend: j outerend

# Commands section of the program
# Clear contents of register t0; Holds
array location
# Clear contents of register t1; Holds
index of inner FOR loop
# Clear contents of register t3; Holds
content of current array location
# Clear contents of register t4
# Clear contents of register t5; Holds
content of adjacent array location
# Clear contents of register t6; Acts as
temporary variable during swaps
# Load address where unsorted Array is
stored
# Load address where size of array is
stored
# Load a number from the array
# Number of swaps to be made
# Clear contents of x1
# Outer FOR loop
# Jump to end if t1=0
# Clear contents of register t2
# Inner FOR loop
# Jump to end of inner FOR loop if t2=t1
# Load the first number from unsorted array
to t3
# Load the second number from unsorted
array to t5
# Swap if t3>t5
# Increment index to move through the array
# Increment index of inner FOR loop
# Loop through inner FOR loop
# Swap function
# Move t3 to t6 register
# Move t5 to t3 register
# Move t6 to t5 register
# Store t3 to current array location
# Store t5 to adjacent array location
# Increment index to point to next array
location
# Increment index of inner FOR loop
# Loop through inner FOR loop
# End of inner FOR loop
# Load address of array
# Decrement outer index of outer FOR loop
# Loop through outer FOR loop
# End of program

```

#### 9.2.5.4 An implementation of Selection Sort Algorithm

```

_start:
    andi t0, t0, 0           # Address of array to be sorted
    andi t1, t1, 0           # Number of elements in array
    andi t2, t2, 0           # Variable to hold minimum value
                                during comparison with array elements
    andi t3, t3, 0           # Position of minimum value in array
    andi t4, t4, 0           # Temporary variable
    andi t5, t5, 0           # Outer FOR loop Counter i
    andi t6, t6, 0           # Inner FOR loop counter j

    addi t5, t5, -1          # Initializing index i
    li t1, 6                 # Specifying number of terms in the
                                array

OUTER_FOR_LOOP: addi t5, t5, 1      # Increment index i
    bgt t5, t1, END          # Condition to control loop
                                iterations

    la t0, array             # Load given array address
    add t0, t0, t5           # Increment array index
    lb t2, 0(t0)            # Load a term from the given array
    mv t3, t5               # Update position of minimum value
    addi t6, t5, 1          # Set index j for inner loop

INNER_FOR_LOOP: bgt t6, t1, SWAP   # GoTo swap, if condition true

    IF: la t0, array         # IF statement, load array address to
                                t0
        add t0, t0, t6       # Move to next term in the array
        lb t4, 0(t0)        # Load a term from array into t4
        blt t2, t4, ELSE    # Move to statement ELSE, if
                                condition true
        mv t2, t4           # t2 contains minimum value
        mv t3, t6           # t6 contains position of minimum
                                value
        addi t6, t6, 1       # Increment index j
        j INNER_FOR_LOOP    # Iterate inner loop
    ELSE: addi t6, t6, 1     # Increment index j
        j INNER_FOR_LOOP    # Iterate through inner loop
SWAP: beq t3, t5, OUTER_FOR_LOOP # GoTo outer loop, if condition true
    la t0, array           # Load array address to t0
    add t0, t0, t5         # Increment array index
    lb t4, 0(t0)          # t4 - loaded with array value in
                                position i
    sb t2, 0(t0)          # Store t2 in location in t0
    sub t0, t0, t5         # Store t4 in location in t0
    add t0, t0, t3         # Iterate outer loop
    sb t4, 0(t0)          # Load array address into t0
    j OUTER_FOR_LOOP
    END: la t0, array

.data

```

```
array: .byte 9,2,3,5,11,1,4 # Array for selection
```

### 9.2.5.5 An implementation of Insertion Sort Algorithm

```
_start:
# Initializing registers
mv t0, x0
mv t1, x0
mv t2, x0
mv t3, x0
mv t4, x0
mv t5, x0
mv t6, x0

For_Loop: la t0, nums_size # Load t0 with unsorted array size
lw t1, 0(t0) # Load t1 with value in 0 offset of t0

lw t2, 4(t0) # Load t2 with value in 4 offset of t0

addiw t1, t1, 4 # Add a constant value to t1
sw t1, 0(t0) # Store t1 value to t0
# With an offset 0 of t0
bgt t1, t2, End # GoTo End if t1 value > t2 value
la t2, nums # Load array address to t2
addw t2, t2, t1 # Add t1 with t2 and store answer in t2

lw t3, 0(t2) # Load t3 with value at 0 offset of t2

addiw t4, t1, -4 # t4 = t1 + constant

While: la t0, nums # t0 = unsorted array address
addw t0, t0, t4 # t0 = t0+t4
lw t0, 0(t0) # Load t0 with value at 0 offset of t0

sgt t1, t0, t3 # t1 = 1, if t0>t3
mv t6, x0 # Clear t6
addi t6, t6, -1 # t6 = t6-1
sgt t5, t4, t6 # t5 = 1, if t4>t6
and t5, t1, t5 # t5 = (t1 & t5)
beqz t5, While_End # GoTo While_End if t5 = NULL)
la t2, nums # t2 = unsorted array address
mv t6, x0 # Clear t6
addiw t6, t4, 4 # t6 = t4+4
addw t2, t2, t6 # t2 = t2+t6
sw t0, 0(t2) # Store t0 to 0 offset of t2
addiw t4, t4, -4 # t4 = t4+constant
j While # GoTo While

While_End: addiw t4, t4, 4 # t4 = t4+4
la t2, nums # t2 = unsorted array address
```

```

    addw t2, t2, t4          # t2 = t2+t4
    sw t3, 0(t2)           # Store t3 to 0 offset of t2
    j ForLoop              # GoTo ForLoop

End:  la t0, nums          # Load sorted array address to t0
                                # Load each value into individual
                                # register to view sorted array

lw t1, 0(t0)
lw t2, 4(t0)
lw t3, 8(t0)
lw t4, 12(t0)
lw t5, 16(t0)
lw t6, 20(t0)
lw s2, 24(t0)
lw s3, 28(t0)
lw s4, 32(t0)
lw s5, 36(t0)

```

### 9.2.5.6 Implementation of Binary Search Algorithm

```

.start:
.data
Array: .byte 1,2,3,4,5,6,7,8,9,10
.text
    andi t0, t0, 0          # Holds sorted Array
    andi t1, t1, 0          # Holds the 'low' value
    andi t2, t2, 0          # Holds the 'high' value
    andi t3, t3, 0          # Holds the 'mid' value
    andi t4, t4, 0          # Holds the 'key' to be searched
    andi t5, t5, 0          # Holds the index in which the key
                                # resides
    andi t6, t6, 0          # Holds the value to find mid value
                                # in the array

    li t1, 0                # Low Value
    li t2, 9                # High Value
    li t3, 0                # Mid Value
    li t4, 1                # Key = 1
    li t6, 2

IF: bgt t1, t2, END

ELSE:
    add t3, t1, t2
    div t3, t3, t6
    la t0, Array
    add t0, t0, t3
    lb t0, 0(t0)
    find_key_if:
        bne t4, t0, find_key_if_else
        j END

```

```

find_key_if_else:
    bgt t4, t0, find_key_else
    addi t2, t3, -1
    j ELSE

find_key_else:
    add t1, t3, 1
    j ELSE                                # Loop to Else

END: j END                                # Register t3 will hold the index
                                          # which contains the key

```

### 9.2.5.7 Computing factorial of a number, WITH and WITHOUT recursion

#### a. Without Recursion

```

_start:
    la x5, _data1                        # Load data section address to x5
    lwu a0, 0(x5)                        # Load a0 with number "n" to
                                        # calculate its factorial

    addi a4, x0, 1                       # Initialize a4 to 1, a4 will keep
                                        # track of the calculated factorial

    addi a5, x0, 1                       # Initialize "index" a5 to 1, used in
                                        # FOR loop

FOR_LOOP: bgt a5, a0, End                # GoTo "End" if "index" greater than
                                        # "n"

    mul a4, a4, a5                       # Multiply a4 and a5, store answer in
                                        # a4

    addi a5, a5, 1                       # Increment "index" by 1
    j FOR_LOOP                           # Iterate

End: mv a7, a4                           # Move computed factorial to a7 from
                                        # a4

    j End

.section .data                           # Begin data section
.p2align 0x2                             # Align data section to two words
_data1:                                   # Data section label
.word 0x4                                 # Number to compute factorial for

```

#### b. With Recursion

```

_start:
    la x5, _data1                        # Load data section address to x5
    lwu sp, 0(x5)                        # Set sp to address specified in
                                        # first 4 bytes of x5
                                        # Initializing four registers to zero

```



```

mv a0, x0
mv a4, x0
mv a5, x0
mv a7, x0
lw a0, 4(x5)                # Load a0 with data from second 4
                             # bytes of x5
jal ra, _fact                # Store address of recursive function
                             # in ra
mv a7, a0                    # Move answer from a0 to a7
sw a7, 8(x5)                 # Store answer in third 4 byte slot
                             # of address present in x5
ebreak                       #
j _start                     # Loop back to start

_fact:
addi sp, sp, -32             # Allocate 4 locations each of size 2
                             # words
sd ra, 24(sp)                # Store return address(ra) to
                             # Memory[24+sp]
sd s0, 16(sp)                # Store contents of s0 to
                             # Memory[16+sp]
addi s0, sp, 32              # Making s0 as frame pointer
mv a5, a0                    # Move a0 contents to a5
sw a5, -20(s0)               # Store a copy of a5 to onto stack at
                             # location = Memory[s0-20]
beqz a5, J1                  # Branch to Function J1 if a5 is 0
addiw a5, a5, -1             # Decrement a5 by 1
mv a0, a5                    # Move a5 to a0
jal ra, _fact                # Update return address(ra) to
                             # recursive function
mv a4, a0                    # Move a0 temporarily to a4
lw a5, -20(s0)               # Load a5 with data in Memory[s0-20]
mul a5, a5, a4                # Multiply a5 and a4, store answer in
                             # a5
mv a0, a5                    # Move a5 to a0, as return value
ld ra, 24(sp)                # Move up the stack, update return
                             # address(ra) with address stored in
                             # Memory[24+sp]
ld s0, 16(sp)                # Update frame pointer
addi sp, sp, 32              # Reduce stack height
ret                           # Return to function

J1:
addi a0, x0, 1                # Initialize a0 to 1
                             # Prepare to pop values from
                             # stack, update respective registers
                             # accordingly and reduce stack height

ld ra, 24(sp)
ld s0, 16(sp)
addi sp, sp, 32

```

```

.section .data                                # Begin data section
.p2align 0x2                                  # Align data section to two words
_data1:                                       # Data section label
.word 0x10011000                              # Address for initialize stack
                                              # pointer to
.word 0x4                                     # Number for which factorial has to
                                              # be calculated

```

### 9.2.5.8 Program to generate and solve various exceptions in RISC-V

#### a. Instruction Access Fault

```

_start:
                                              # Shift right arithmetic immediate -
                                              # Shifting X0 right by 1 bit and store it
                                              # to x17
srai x17, x0,1
srai x12, x0,1
srai x10, x0,1
srai x15, x0,1
srai x6, x0,1
                                              # Adding constant to source register and
                                              # saving it in destination register
addi x10, x10, 1
addi x12, x10, 13
addi x17, x10, 64
                                              # Loading constants from _data section
                                              # Store _data1 location to x15
                                              # Comparing register for end of loop
                                              # Index
                                              # Jumping to PC+50 to cause instruction
                                              # access fault
jalr ra,50(x15)
loop: lw x16, 0(x15)                        # Load value from x15 pointing location to
                                              # x16 reg
addi x15, x15, 0x04                         # GoTo next location
addi x14, x14, 0x04
bne x14,x17,loop                            # Check for equality
sw x17, 0x60(x15)                           # Store x17 value to x15+0x60 location
lw x12, 0x60(x15)                           # Load x15+0x60 location value to x12
bnez x10, _start                            # GoTo start of the program if x10 value is
                                              # not NULL
.p2align 0x2                                  # Align data section to 8-bytes
.section .data                                # Start of data section
_data1:                                       # Declaring data to be used in the program
.word 7
.word 6

```

**b. Load Access Fault**

```

_start:

# Shift right arithmetic immediate -
# Shifting X0 right by 1 bit and store it
# to x17

srai x17, x0,1
srai x12, x0,1
srai x10, x0,1
srai x15, x0,1
srai x6, x0,1

# Adding constant to source register and
# saving it in destination register

addi x10, x10, 1
addi x12, x10, 13
addi x17, x10, 64

# Loading constants from _data section
# Store _data1 location to x15
# Comparing register for end of loop
# Index
# Instruction to cause load access fault

la x15, _data1
addi x17,x0, 0x10
addi x14,x0, 0x0

la x13,_start
ld x16,-16 (x13)
loop: lw x16, 0(x15)

# Load value from x15 pointing location to
# x16 register
# GoTo next location

addi x15, x15, 0x04
addi x14, x14, 0x04

# Check for equality
bne x14,x17,loop
# Store x17 value to x15+0x60 location
sw x17, 0x60(x15)
# Load x15+0x60 location value to x12
lw x12, 0x60(x15)
# GoTo start of the program if x10 value is
# not NULL
bnez x10, _start

# Align data section to 8-bytes
.p2align 0x2
# Start of data section
.section .data
# Declaring data to be used in the program
_data1:
.word 7
.word 6

```

**c. Load Address Misaligned**

```

_start:

# Shift right arithmetic immediate -
# Shifting X0 right by 1 bit and store it
# to x17

srai x17, x0,1
srai x12, x0,1
srai x10, x0,1
srai x15, x0,1

```

```

srai x6, x0,1

addi x10, x10, 1
addi x12, x10, 13
addi x17, x10, 64

la x15, _data1
addi x17,x0, 0x10
addi x14,x0, 0x0
loop: lw x16, 0(x15)

addi x15, x15, 0x04
addi x14, x14, 0x04
bne x14,x17,loop
sw x17, 0x60(x15)
lw x12, 0x60(x15)
bnez x10, _start

.section .data
_data1:
.word 7
.word 6

```

# Adding constant to source register and saving it in destination register

# Loading constants from \_data section  
# Store \_data1 location to x15  
# Comparing register for end of loop  
# Index  
# Load value from x15 pointing location to x16 register  
# GoTo next location

# Check for equality  
# Store x17 value to x15+0x60 location  
# Load x15+0x60 location value to x12  
# GoTo start of the program if x10 value is not NULL

# Load Address Misaligned error since .p2align is missing  
# Start of data section  
# Declaring data to be used in the program

#### d. Store Access Fault

```

_start:

srai x17, x0,1
srai x12, x0,1
srai x10, x0,1
srai x15, x0,1
srai x6, x0,1

addi x10, x10, 1
addi x12, x10, 13
addi x17, x10, 64

la x15, _data1
addi x17,x0, 0x10
addi x14,x0, 0x0

la x13,_start
sd x17,-16 (x13)

```

# Shift right arithmetic immediate - Shifting X0 right by 1 bit and store it to x17

# Adding constant to source register and saving it in destination register

# Loading constants from \_data section  
# Store \_data1 location to x15  
# Comparing register for end of loop  
# Index  
# Instruction to cause store access fault

```

loop:  lw x16, 0(x15)           # Load value from x15 pointing location to
                                # x16 register
                                # GoTo next location
addi x15, x15, 0x04
addi x14, x14, 0x04
bne x14,x17,loop              # Check for equality
sw x17, 0x60(x15)            # Store x17 value to x15+0x60 location
lw x12, 0x60(x15)           # Load x15+0x60 location value to x12
bnez x10, _start             # GoTo start of the program if x10 value is
                                # not NULL

.p2align 0x2
.section .data
_data1:
.word 7
.word 6

# Align data section to 8-bytes
# Start of data section
# Declaring data to be used in the program

```

#### e. Store Address Misaligned

```

_start:

# Shift right arithmetic immediate -
# Shifting X0 right by 1 bit and store it
# to x17

srai x17, x0,1
srai x12, x0,1
srai x10, x0,1
srai x15, x0,1
srai x6, x0,1

# Adding constant to source register and
# saving it in destination register

addi x10, x10, 1
addi x12, x10, 13
addi x17, x10, 64

# Loading constants from _data section
# Store _data1 location to x15
# Comparing register for end of loop
# Index
# Load a constant to x11
# Adding x13 value to a constant
# Store address misaligned when x13 value
# to stored to data section

loop:  lw x16, 0(x15)           # Load value from x15 pointing location to
                                # x16 register
                                # GoTo next location
addi x15, x15, 0x04
addi x14, x14, 0x04
bne x14,x17,loop              # Check for equality
sw x17, 0x60(x15)            # Store x17 value to x15+0x60 location
lw x12, 0x60(x15)           # Load x15+0x60 location value to x12
bnez x10, _start             # GoTo start of the program if x10 value is
                                # not NULL

```

```
.section .data
_data1:
.word 7
.word 6

# Causes Store Address Misaligned error
# since .p2align is missing
# Start of data section
# Declaring data to be used in the program
```